Real Intent Attends DVCon to Demonstrate Verification Software

DVCon Expo, February 24-25, Doubletree Hotel, San Jose


Who: Real Intent, Inc., the innovator in automating the intelligence of formal techniques for design verification, will demonstrate how they deliver verification confidence for ASIC and FPGA designs, at Accellera's Design and Verification Conference ( DVCon) Expo, in San Jose, California.

What:
Real Intent will feature its 2-for-1 Appreciation Promotion for new and existing users of its software, and demonstrate Ascent™ for automatic verification, and Meridian CDC™ and Meridian FPGA™ for Clock Domain Crossing (CDC) for ASIC and FPGA designs, respectively.

When/Where:
Tuesday, February 24 - 2:00-6:30pm - Bayshore Ballroom
Wednesday, February 25 - 1:00-6:30pm - Bayshore Ballroom
Booth # 403
Doubletree Hotel, San Jose, California

Information:
For more information about Real Intent, please visit www.realintent.com.
For information about DVCon, please visit www.dvcon.org.

About Real Intent
Real Intent is extending breakthrough formal technology to critical problems encountered by design and verification teams worldwide. Real Intent's products dramatically improve the functional verification efficiency of leading edge application specific integrated circuit (ASIC), system-on-chip (SoC) and Field Programmable Gate Array (FPGA) devices. Over 40 major electronics design houses around the world use Real Intent software.

Real Intent is headquartered at 505 North Mathilda Avenue, Suite 210, Sunnyvale, CA 94085, phone: +1 (408) 830-0700 fax: +1 (408) 737-1962, Web: www.realintent.com, e-mail: Email Contact.

Press contacts:
Georgia Marszalek
Valley PR LLC for Real Intent
+1-650- 345-7477
Email Contact


Meridian CDC, Meridian FPGA and Ascent are trademarks of Real Intent, Inc.
All other trademarks and tradenames are the property of their respective owners.




Review Article Be the first to review this article
CST: Webinar Feb 16, 2017

ALDEC:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Synopsys: Is 40 the new 20?
More Editorial  
Jobs
Senior Physical Design Engineer for Ambiq Micro at Austin, TX
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Senior DSP Architect / System Engineer for General Dynamics Mission Systems at Scottsdale, AZ
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
Upcoming Events
DesignCon 2017 at Santa Clara Convention Center Santa Clara CA - Jan 31 - 2, 2017
Embedded Neural Network Summit at San Jose CA - Feb 1, 2017
International Solid-State Circuits Conference (ISSCC) at San Francisco CA - Feb 5 - 9, 2017
Pan Pacific Microelectronics Symposium at Sheraton Poipu Kauai Resort Kauai HI - Feb 6 - 9, 2017
CST: Webinars Begin on February 9
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy