Altos Forms Pal O’ Altos Partner Program To Foster IC Yield Improvement and Power Reduction

YOKOHAMA, Japan—(BUSINESS WIRE)—January 21, 2009— Altos Design Automation Inc. today announced the formation of its Pal O’ Altos partnership program and three charter partners. The charter partners are Extreme DA (Santa Clara, California); PDF Solutions (San Jose, California); and Tela Innovations (Campbell, California). Altos is exhibiting in booth # 206 at the EDA Fair at Pacifico Yokohama, Japan, which runs from Thursday, January 22 – Friday, January 23.

The program’s purpose: to combine the Altos ultra-fast characterization technology with partners¹ technology solutions to improve yield and power reduction. Each partner will cross reference with Altos, and collaborate to ensure that their yield improvement and low power solutions are efficiently supported with all the pre-requisite cell views.

“Detailed characterization of variations in the cell libraries used by designers is essential for accurate statistical timing analysis,” said Ruben Molina, director of Technical Marketing, Extreme DA. “Our collaboration with Altos ensures designers have a powerful and verified statistical flow, with Extreme DA GoldTime, that can improve IC performance and remove design pessimism. With our joint flow, we are satisfying semiconductor companies’ demands for faster, more accurate timing closure and higher chip yields.”

Kimon Michaels, vice president, Design for Manufacturability at PDF Solutions said, “Using a statistically-enhanced design flow will enable our customers to improve yield and reduce power. Working jointly with Altos and a common customer, we have been able to validate Altos’ cell level timing models created using PDF Solutions' statistical SPICE models. We validated statistical static timing analysis (SSTA) results with our highly-accurate Characterization Vehicle® (CV®) silicon measurements. The combination of PDF Solutions and Altos enable our customers to more quickly and accurately evaluate and characterize their cell library. The speed and ease of Altos software is a critical part to this process.”

Neal Carney, vice president of Marketing at Tela Innovations, said, “The Altos Liberatetm cell characterization tool will enable us to rapidly generate data for key performance parameters in support of our customers evaluation of Tela¹s one dimensional, on grid layouts. Our collaboration with Altos will benefit our mutual customers with accurate models for timing, noise and power for Tela style standard cell layouts in nanometer process technologies.”

Jim McCanny, Altos CEO and founder said, “We created the Pal O' Altos program to enable our partners to leverage our Liberatetm and Varietytm ultra-fast characterization solutions as a key component of their solution. Whether it is the creation of a statistically aware design flow, optimizing for lower power or improving yield, we believe fast and automatic characterization plays a vital role in addressing many of the key challenges that arise at 40nm, 32nm and below.”


The Pal O¹ Altos partnership technology is available now through Altos. For more information, contact Jim McCanny at Email Contact or 408-980-8056 x103.

About Altos

Altos Design Automation provides ultra-fast, fully-automated characterization technology for the creation of library views for timing, signal integrity and power analysis and optimization. Altos advanced modeling solutions are used by both corner-based and statistical-based design implementation flows to reduce time to market and improve yield.

Privately held, Altos was founded in 2005 in Santa Clara, CA. Its corporate headquarters is at 4020 Moorpark Ave., Suite 100, San Jose, CA 95117. Telephone: (408) 980-8056. On the Web at:

Characterization Vehicle, CV, and PDF Solutions, are registered trademarks of PDF Solutions, Inc.

Liberate and Variety are trademarks of Altos Design Automation, Inc.

Goldtime is a trademark of Extreme DA, Inc.



Altos Design Automation, Inc.
Jim McCanny, 408-980-8056
Email Contact
Lee PR
Amy Battrell, 650-363-0142
Email Contact
Ed Lee, 650-363-0142
Email Contact


Review Article
  • Great going January 27, 2009
    Reviewed by 'Anshuman'
    In a world of competing (read killing each other) start-ups, its really great to see small fishes collaborating. Good to see them take on the big 3, rather than focusing on how to get into their flows. I now wish that the customers see the value here and are get over their inertia to adopt this technology in their traditional flows.

      Was this review helpful to you?   (Report this review as inappropriate)

For more discussions, follow this link …
CST: Webinar

Aldec Simulator Evaluate Now

Featured Video
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
Acoustic Systems Test Engineer for Cirrus Logic, Inc. at Austin, TX
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series

Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise