Accellera?s European Meeting Features HDL Debate

Monday, 3 March 2003, 1400-170O, Munich, Germany


Who
Accellera ( www.accellera.org), the EDA organization focused on language-based design standards invites the electronic design community to attend its open member meeting in Munich, Germany.


What
Accellera’s open member meetings at the Design Automation and Test in Europe (DATE) conference features Accellera members and members of the Hardware Description Language (HDL) Community giving updates about Accellera’s standards efforts and sharing their viewpoints about HDL-based design in Europe.

Agenda
Accellera Introduction: Ian Benson, TransEDA, Accellera Board Member

Technical Presentations:
Property Specification Language (PSL), Erich Marschner, Accellera’s Formal Verification Committee Chair
SystemVerilog, Vassilios Gerousis, Accellera’s Technical Committee Chairman
Programming Language Interface (PLI) for VHDL, John Shields, VHDL Committee

Debate: Europe's role in the HDL market
Ian Phillips, ARM
Erich Marschner, Cadence
Yaron Wolfsthal, IBM Haifa
Vassilios Gerousis, Infineon

When
Monday, 3 March 2003
1400-1700

Where
Room 5
International Congress Center Munich (ICM)
Messe Munich, Germany

Registration
The meeting is open to all.
To reserve a place, please visit www.accellera.org/calendar.html
For information about DATE, please visit www.date-conference.com.

About Accellera
Accellera is an electronics industry organization driving the worldwide development and use of standards required by systems, semiconductor, and design tools companies that enhance a language-based design automation process. For more information, please visit www.accellera.org.
###

Press Contact: Georgia Marszalek, ValleyPR for Accellera, (650) 345-7477, Email Contact
All trademarks and tradenames are the property of their respective holders.

Rating:


Review Article Be the first to review this article
Featured Video
Jobs
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Technical Support Engineer for EDA Careers at Freemont, CA
SOC Logic Design Engineer for Global Foundaries at Santa Clara, CA
Principal Engineer FPGA Design for Intevac at Santa Clara, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
Sr. Staff Design SSD ASIC Engineer for Toshiba America Electronic Components. Inc. at San Jose, CA
Upcoming Events
FPGA 2017 at 350 Calle Pincipal, Marriott Hotel Monterey CA - Feb 22 - 24, 2017
DVCon 2017 Conference at DoubleTree Hotel San Jose CA - Feb 27 - 2, 2017
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy