Tensilica Presents "How to Avoid the Traps and Pitfalls of SOC Design"

—(BUSINESS WIRE)—November 18, 2008—

What: Tensilica, Inc. will present a live webcast, “How to Avoid the Traps and Pitfalls of SOC Design,” that includes a frank discussion of the ways to avoid SOC design traps and pitfalls and lead a team to success. This Webinar will help participants make better SOC design choices. No product pitches. No selling. No boring descriptions of “my wonderful new product.” Just information to help a design team find its way through the convoluted maze of today’s SOC design challenges.

Who: The presenters for the November 19th broadcast will be Steve Leibson, technology evangelist, Tensilica, and Grant Martin, chief scientist, Tensilica.

When: The live webcast will take place on Wednesday, November 19th at 11:00 a.m. PT / 2:00 p.m. ET. Afterwards, it will be available on demand from the EDN archives.

Where: To attend the webcast, participants can register by going to http://www.tensilica.com/news_events/events.htm

About Tensilica

Tensilica, Inc., is the recognized leader in customizable dataplane processors. Dataplane Processor Units (DPUs) consist of performance intensive DSP (audio, video, imaging, and baseband signal processing) and embedded RISC processing functions (security, networking, and deeply embedded control). The automated design tools behind all of Tensilica’s application specific processor cores enable rapid customization to meet specific data-plane performance targets. Tensilica’s DSPs and processors power top tier semiconductor companies, innovative start-ups, and system OEMs for high-volume products including mobile phones, consumer electronics devices (including portable media players, digital TV, and broadband set top boxes), computers, and storage, networking and communications equipment. For more information on Tensilica’s patented benchmark-proven DPUs visit www.tensilica.com.



Contact:

for Tensilica, Inc.
Erika Powelson, 831-424-1811
Email Contact




Review Article Be the first to review this article

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Technical Support Engineer for EDA Careers at Freemont, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
2017 IoT Developers Conference at Santa Clara Convention Center California - Apr 26 - 27, 2017
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy