2002 A Solid Year for Get2Chip; 130 Design Completions, Including 50 Million Gate Design



SAN JOSE, Calif.--(BUSINESS WIRE)--Jan. 28, 2003--Get2Chip(TM), Inc., an electronic design automation (EDA) supplier of system-on-chip (SoC) synthesis, announced today that 2002 was a record year for the company. Get2Chip saw record orders, design completions, and new customer adoptions of its RTL Compiler, G2C-RC(TM), and Architectural Compiler, G2C-AC(TM).

Customers and Design Completions

"2002 was a great year for us. That our software has been adopted by the leading producers of processor, graphics, and networking chips speaks volumes of the capabilities and quality of results produced by G2C-RC(TM) and G2C-AC(TM)," notes Bernd Braune, Chairman and CEO of Get2Chip. "Our software was used in over 130 design completions. The average complexity of those designs was 3 million gates with the largest designs being over 50 million gates of synthesized logic."

Power Flows

Customers made the switch to Get2Chip because of the company's team support and because of Get2Chip's timing driven synthesis technology, which reduces the risk in complex chip design projects. During 2002, Get2Chip established seven power flows with RTL-Compiler: G2C-RC(TM) with Magma's Blast Fusion; G2C-RC(TM) with Physical Compiler and Apollo; G2C-RC(TM) with Astro; G2C-RC(TM) with First Encounter, Physical Compiler, and Nanoroute; G2C-RC(TM) with Physical Compiler and Nanoroute; G2C-RC(TM) with Apollo and Sapphire; and G2C-RC(TM) with Silicon Ensemble/PKS.

The Future

"For 2003, we expect the number of design starts in SoC of greater than 10 million gates to grow rapidly; as such, we will continue to expand our position as the best in class synthesis," says Braune. "We will continue to focus on key accounts and on the massive chips of the 130 to 90 nanometer era."

About Get2Chip

Get2Chip, Inc., is a leading supplier of software products that enable the design of the world's most complex integrated circuits (ICs), primarily found in the communications, wireless, computer, and consumer product markets. It was launched in 2000 by semiconductor veterans and chip design tool experts from Cadence Design Systems, Inc. (NYSE:CDN), LSI Logic Corporation (NYSE:LSI), Mentor Graphics Corporation (Nasdaq:MENT), Synopsys (Nasdaq:SNPS) and VLSI Technology -- now part of Philips Semiconductors (NYSE:PHG, AEX:PHI). Its breakthrough front-end tool suite provides fully integrated, multi-level synthesis that offers the flexibility to do chip design at the architectural, register transfer (RTL) or gate level. Get2Chip's products run on Sun and Hewlett Packard, and PC under Linux. Get2Chip is privately held and has development centers in San Jose, Calif., and Munich, Germany. Corporate headquarters: 2107 North First Street, Suite 350, San Jose, Calif. 95131. Telephone: 408/501-9600. Facsimile: 408/501-9610. Email: Email Contact. Web Site: http://www.get2chip.com.

Note to Editors: Get2Chip, G2C-AC, G2C-RC and RTL Compiler are trademarks of Get2Chip. All other product and company names are trademarks and registered trademarks of their respective companies.

CONTACT: Get2Chip, Inc.
             Jeff Mazzoni, 408/501-9543
             
Email Contact



Review Article Be the first to review this article
CST: Webinar October 19, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise