Mentor Graphics Announces Precision Synthesis Support for New Xilinx Virtex-5 TXT Field Programmable Gate Arrays

WILSONVILLE, Ore.—(BUSINESS WIRE)—September 23, 2008— Mentor Graphics Corporation (NASDAQ: MENT) today announced that its suite of advanced synthesis products support Virtex®-5 TXT field programmable gate arrays (FPGAs), the newest platform from Xilinx® optimized for ultra high-bandwidth applications. The Mentor Graphics Precision® RTL and Precision RTL Plus products offer immediate availability of state-of-the-art synthesis support for designs targeting the Virtex-5 TXT FPGA platform.

Xilinx and Mentor Graphics worked together to achieve outstanding quality of results for the Virtex-5 TXT platform, stated Tom Feist, senior marketing director for the Xilinx ISE Design Suite. Several mutual customers use Precisions easy-to-use push-button physical synthesis solution for achieving timing closure, and this capability complements our physical optimizations to help our customers meet tight timing constraints in their designs.

The new Virtex-5 TXT FPGA platform delivers more 6.5 Gbps GTX transceivers than any other FPGA to enable the development of 40G and 100G systems targeting networking, telecom, audio/video broadcast and medical imaging. By providing a single, programmable chip solution for applications such as 100Gigabit Ethernet MAC to Interlaken bridging, the Virtex-5 TXT FPGA platform addresses the needs of the fledgling 100Gigabit Ethernet (GbE) market by enabling equipment manufacturers to keep pace with the explosive growth in bandwidth requirements while minimizing power, board and component costs.

Precision Synthesis provides a proven FPGA design synthesis environment that is well integrated with ISE Design Suite delivering a high quality of results to our mutual customers targeting the TXT FPGA platform, said Daniel Platzker, product line director, Mentor Graphics Design and Synthesis Division.

The Precision Synthesis product line forms the centerpiece of Mentor Graphics FPGA flowthe industrys most comprehensive solution for FPGA design. The Precision RTL Plus product offers breakthrough capabilities such as physical synthesis which provides industry-leading quality of results, automatic incremental synthesis to reduce the impact of late design cycle changes, and patent-pending functionality which enables the efficient utilization of architectural blocks.

With the most comprehensive mixed-language support including SystemVerilog, advanced support for application specific integrated circuit (ASIC) prototyping (support for DesignWare® libraries, SDC constraints, gated-clock handling, etc.), plus advanced implementation and optimization techniques such as automatic mapping and inferencing of dedicated DSP and RAM blocks, the Precision Synthesis product is uniquely suited to handle todays high-end FPGAs. In addition, the Precision Synthesis products features an award-winning design analysis capability, allowing designers to cross-probe between multiple views as well as perform interactive static timing for rapid what-if analyses.

About Mentor Graphics

Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the worlds most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $850 million and employs approximately 4,500 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.

Mentor Graphics and Precision are registered trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.



Contact:

Mentor Graphics
Larry Toda, 503-685-1664
Email Contact
Suzanne Graham, 503-685-7789
Email Contact




Review Article Be the first to review this article
CST: Webinar November 9, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise