Apache Design Solutions to Present at EMC Europe 2008, a Technical Paper on Model Development and Validation for EMC

SAN JOSE, Calif.—(BUSINESS WIRE)—September 9, 2008— Apache Design Solutions, the technology leader in power, noise, and reliability (PNR) signoff for chip, package, and system designs, today announced that the company will present a technical paper on development and validation of a microcontroller model for EMC (ElectroMagnetic Compatibility) at the EMC Europe 2008 conference being held September 8 12, 2008 in Hamburg, Germany. EMC lab of Missouri University and Texas Instruments are co-authors of the technical paper.

WHO:   Apache Design Solutions, Inc.
 
WHAT: Technical session on the development and validation of microcontroller power delivery network model for EMC with correlated results presented by Pius Ng of Apache Design Solutions, Jason Whiles and Haixiao Weng of Texas Instruments, and Shaohua Li, Hemant Bishnoi, David Pommerenke, and Daryl Beetner of Missouri University.
 
WHERE:

EMC Europe 2008, Hamburg University of Technology (TUHH), Hamburg, Germany. For more information please visit www.emceurope2008.org.

 
WHEN: Tuesday, September 9, 2008, 13:30 - 14:00

About Apache Design Solutions

Apache delivers the industrys leading power, noise, and reliability (PNR) signoff solutions for chip, package, and system designs. Apaches innovative platforms consider multiple noise sources that impact the designsuch as power, signal, package / system IO, substrate, and temperatureand enable engineers to optimize and validate their designs. Certified by TSMC and Common Platform Reference Flows, Apaches products are adopted by 80% of the top IDM, fabless semiconductor, and foundries for risk mitigation, cost reduction, and time-to-market improvements. Apache is a global company with R&D centers and direct sales / support offices worldwide. For more information, visit www.apache-da.com.



Contact: Apache Design Solutions Yukari Ohno, 408-457-2000 Email Contact or Public Relations for Apache Cayenne Communication Michelle Clancy, 252-940-0981 Email Contact



Review Article Be the first to review this article
CST: Webinar September 14, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
IEEE Electronic Design Processing Symposium 2017 at 673 S. Milpita Blvd Milpitas CA - Sep 21 - 22, 2017
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise