Envis Corporation Joins Si2's Low-Power Coalition

AUSTIN, Texas—(BUSINESS WIRE)—July 10, 2008— Silicon Integration Initiative (Si2) today announced that Envis Corporation has joined Si2s Low Power Coalition (LPC), an open industry group focused on advancing low-power design flow capability through open standards. The LPC owns and maintains the Common Power Format (CPF), an Si2 standard. The addition of Envis Corporation raises the total number of corporate members to 17.

CPF and the Low Power Coalition are making a dramatic improvement in low power design, not only from a technical standpoint in delivering power reduction, but also from a business standpoint in making sophisticated power management techniques more accessible, efficient and affordable, said Holly Stump, vice president of marketing for Envis Corporation. Low-power standards, and the EDA solutions that support them, are critical and benefit the entire low-power design ecosystem.

We are very pleased to welcome Envis Corporation into the LPC, working alongside other thought leaders in low-power design methodology to advance the LPCs Low-Power Roadmap for benefit of the entire industry, said Steve Schulz, president and CEO, Si2. The commitment and support of Envis gives evidence to the relevance of the LPC and its critical mission.

The Low Power Coalition is an open industry group operating under the auspices of Si2. All interested parties are invited to join existing LPC members and participate.

About the Low Power Coalition (LPC)

The Low-Power Coalition (LPC) is delivering enhanced capabilities in low-power Integrated Circuit (IC) design flows in particular relating to specifications of low-power design intent, architectural tradeoffs, logical/physical implementation, design verification and testability. Member companies are: Advanced Micro Devices (NYSE: AMD), ARM (Nasdaq: ARMHY), Atrenta, Azuro, Cadence Design Systems (Nasdaq: CDNS), Calypto Design Systems, ChipVision Design Systems, Entasys, Envis, Freescale Semiconductor, Global Unichip, IBM (NYSE: IBM), Intel (Nasdaq: INTC), LSI Logic (NYSE: LSI), NXP Semiconductors, Sequence Design, and Virage Logic (Nasdaq: VIRL). For further information on the Low Power Coalition, see http://www.si2.org/?page=726.

About Si2

Si2 is an organization of industry-leading semiconductor, systems, EDA, and manufacturing companies focused on improving the way integrated circuits are designed and manufactured in order to speed time to market, reduce costs, and meet the challenges of sub-micron design. Si2 is uniquely positioned to enable collaboration through a strong implementation focus driven by its member companies. Si2 focuses on developing practical technology solutions to industry challenges. Si2 represents nearly 100 companies involved in all parts of the silicon supply chain throughout the world. Web site: www.si2.org

About Envis Corporation

Envis helps automatically reduce power consumption in SoC designs, delivering significant competitive, cost, and time to market advantages for applications spanning wireless, consumer, computing, networking, telecommunications, gaming, entertainment, and automotive. Envis was founded in 2006 (as Envision Technology) and is privately held, with venture funding from Concept Ventures and Sigma Partners. Please see www.envis.com.

All trademarks are the property of their respective owners.



Contact:

Silicon Integration Initiative
William Bayer, 512-342-2244, ext. 304 (office)
or
Envis Corporation
Holly Stump, 408-209-7349
VP Marketing




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Field Application Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise