SoC Solutions Builds FPGA System in Record Time Using Synopsys' ReadyIP Flow and CAST IP Cores

WOODCLIFF LAKE, N.J.—(BUSINESS WIRE)—June 4, 2008— Silicon Intellectual Property (IP) provider CAST, Inc. and technical partner SoC Solutions LLC recently proved the effectiveness of a new FPGA design capability from Synopsys Synplicity Business Group by developing a complete 32-bit processor-based system in just three and a half days.

The system is a typical design that uses an ARM® Cortex-M1 processor and includes all the buses and peripherals needed to run embedded software. SoC Solutions engineers estimate it took them less than half the time if would normally have taken them to create the system, which they demonstrated recently at the Embedded Systems Conference (ESC).

The quicker development was made possible by Synopsys new ReadyIP initiative for technology-independent FPGA design. This includes the ReadyIP line of pre-packaged, pre-licensed evaluation coressupplied by CAST and othersand the new System Designer capability included in the Synplify Pro® and Synplify® Premier FPGA implementation tools, that makes it easy to define and synthesize FPGA systems.

Our experience with ARM processor-based systems and the IP infrastructure needed to make them work certainly helped, but the real advantage behind our fastest system development ever came from Synopsys new ReadyIP program, said Jim Bruister, president of SoC Solutions.

FPGA designers for the first time have an independent system integration tool flow with easy access to popular third-party IP like that from ARM and CAST, that works across all FPGA vendors, said Bruister. Companies now have a real opportunity to evaluate their designs using different FPGA vendors, and to easily migrate their entire systems between FPGAs and ASICs.

Using the ReadyIP Program

Synopsys ReadyIP program offers the first practical ability to easily acquire and integrate evaluation IP from multiple independent providers and target it to devices from multiple FPGA vendors.

Suppliers using the ReadyIP flow ensure consistent packaging and interconnection compatibility across the ReadyIP program by using the SPIRIT Consortiums IP-Xact metadata format. Their valuable IP is protected using the encryption technology with digital rights management (developed by the Synplicity Business Group of Synopsys and now undergoing standardization in the IEEE's P1735 Working Group). Vendors offer their cores through ReadyIP under simple, click-to-agree evaluation licenses, eliminating the red tape typically surrounding IP use and making possible the push-button downloads philosophy behind the ReadyIP program.

FPGA designers use a new IP browser built in to Synopsys Synplify Pro and Synplify Premier tools to select and download ReadyIP partner cores, then use the System Designer tool to connect and configure the ReadyIP cores along with their own internal IP. Designers synthesize the resulting system to a target FPGA, and then evaluate their design and their FPGA decisions. Only when satisfied and ready for production do they need to purchase commercial licenses from the ReadyIP Programs core suppliers.

The success that SoC Solutions achieved by using the new ReadyIP flow and System Designer capability is a testament to the fact that our standards-based tools simplify IP access and use, said Angela Sutton, product marketing manager, Synopsys Synplicity Business Group. This technology, which is included in our Synplify Pro and Synplify Premier tools, provides embedded systems designers with an extremely productive path to implementing complex systems in FPGAs.

Implemented on a Synopsys HAPS-51 high-speed prototyping system, the ESC demo system ran a live software debugging session complete with two-way communication with a laptop PC through a Hyperterm window. The demo exercised the ARM Cortex-M1 processor and a comprehensive set of AMBA buses and peripherals, including the AHB and APB buses, an AHB to APB Bridge, Memory Controllers, Timer, UART, GPIO, PWM, and external FLASH and SRAM memories.

The system infrastructure library used in the demo system called the PiP-AMBA was developed by SoC Solutions and is part of the CAST product line. ReadyIP charter member CAST provided the greatest number of downloadable cores at the launch of the program, with samples from CASTs broad line of IP including a JPEG encoder and decoder, PCI Express controllers, an SDRAM memory controller, and other interface and communications functions.

More information is available on the web:

CAST ReadyIP Cores

SoC Solutions LLC

Synopsys ReadyIP Program

1 | 2  Next Page »

Review Article Be the first to review this article
CST: Webinar

Aldec Simulator Evaluate Now

Featured Video
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Acoustic Systems Test Engineer for Cirrus Logic, Inc. at Austin, TX
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series

Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise