Apache Design Solutions Offers Hands-On Tutorial on IP Validation for Macro and Embedded SoC at 45th Design Automation Conference

SAN JOSE, Calif.—(BUSINESS WIRE)—May 30, 2008— Apache Design Solutions will host a hands-on tutorial at this years 45th Design Automation Conference (DAC), titled IP Validation for Macro and Embedded SoC. The tutorial gives attendees first-hand experience in running Apaches products for validating embedded macro, analyzing full-chip power including package, and generating portable power delivery network model for co-design.

WHO: Apache Design Solutions
WHAT: Hands-on-Tutorial titled "IP Validation for Macro and Embedded SoC"
WHERE: Design Automation Conference
Anaheim Convention Center
Room 213D
WHEN: 2:00 p.m. - 5:00 p.m., PDT
Monday, June 9, 2008

Specifically the tutorial will cover the following:

  • Block-level power analysis of a full-custom IP from Virage Logic using RedHawk-MMX
  • Package model extraction using PakSi-E
  • Full-chip power analysis including validated custom IP and package models using RedHawk-EV
  • Chip Power Model generation using RedHawk-CPM

For more information please go to: http://www.dac.com/events/eventdetails.aspx?id=77-140

About Apache Design Solutions

Apache delivers the leading power signoff solution adopted by 80% of the top IDM, fabless semiconductor, and foundries and a complete platform for silicon integrity of low-power, high-performance system-on-a-chip (SoC) designs. Apaches innovative platform considers multiple noise sources that impact the designsuch as power, signal, package/system IO, substrate, and temperatureand enables designers to detect, fix, and prevent design weaknesses that can result in reduced yield or failed silicon and/or system. Apaches vendor-neutral solution supports any industry-standard physical design flow and is certified by TSMC and Common Platform Reference Flows. Apache is a global company with R&D centers and direct sales/support offices worldwide. For more information, visit www.apache-da.com.

Apache Design Solutions, NSPICE, RedHawk, PakSi-E, PakSi-TM, PsiWinder, Sahara, Sentinel, and Vectorless Dynamic are trademarks of Apache Design Solutions, Inc.



Contact:
1 | 2  Next Page »



Review Article Be the first to review this article
CST: Webinar

Aldec Simulator Evaluate Now

Featured Video
Jobs
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Design Verification Engineer for intersil at Morrisville, NC
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Acoustic Systems Test Engineer for Cirrus Logic, Inc. at Austin, TX
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise