Announcing IP Talks! 2008: Meet With Leading IP Suppliers at DAC

ANAHEIM, CA -- (MARKET WIRE) -- May 13, 2008 -- Semiconductor IP will take center stage at IP Talks! 2008, a showcase for the latest IP technology at this year's Design Automation Conference (DAC). Sponsored by the chip-planning portal, IP Talks! provides an opportunity for DAC attendees to meet with leading IP suppliers and learn about how the latest in semiconductor IP can help them accelerate their design success. Now in its second year, IP Talks! can be seen June 9-11 at booth 2358.

This year's IP Talks! will include live presentations from Algotronix, ARM, Cadence, The Common Platform, Denali, Elliptic, eSilicon, IPextreme, GSA, Kilopass, Mixel, Mosys, Rambus, Sarnoff Europe, Silicon & Software Systems (S3 Group), Sidense, Synopsys, True Circuits and Virage Logic. A schedule of presenters -- which is being updated often -- is available at

The chip-planning portal hosts a collaborative partnership of over 175 IP suppliers and foundries featuring over 6,000 IP components. This partnership enables customers to access a wide range of design and verification IP and to explore and quantify the IP within their specific design context. IP quality and technical characteristics are accessible to assist design teams in performing what-if analysis and driving the IP exploration process.

"IP Talks! is a fantastic service for semiconductor designers," said Lisa Tafoya, vice president of Global Research for the Global Semiconductor Alliance (GSA). "It provides a unique opportunity to learn and ask questions about developments in IP that can help ensure the IP industry meets the ambitious quality and time-to-market demands of the semiconductor community."


The chip planning portal is an ecosystem comprised of over 175 of the world's largest IP suppliers and foundries. These companies all share in the common vision of helping the worldwide electronics design community achieve greater profitability and success. To date, a diverse global audience of over 16,000 users has joined the community and has collectively performed over 60,000 chip estimations. is a property of Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic-design innovation.

Add to Digg Bookmark with Add to Newsvine

For more information, please contact:
Dean Solov
Cadence Design Systems, Inc.

Email Contact


Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
Design Verification Engineer for intersil at Morrisville, North Carolina
Applications Engineer for intersil at Palm Bay, Florida
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Upcoming Events
NVIDIA’s GPU Technology Conference (GTC) at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - Mar 26 - 29, 2018
ESC Conference Boston at boston MA - Apr 18 - 19, 2018
IEEE Women in Engineering International Leadership Conference at 150 W San Carlos St San Jose CA - May 21 - 22, 2018
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise