New Cadence Technology Speeds Analog and Mixed-Signal Verification

MUNICH, GERMANY -- (MARKET WIRE) -- Apr 29, 2008 -- CDNLive! EMEA 2008 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic-design innovation, today announced the immediate availability of advanced "turbo" technologies within the Cadence® Virtuoso® Spectre® Circuit Simulator, the industry's leading analog SPICE circuit simulator with comprehensive foundry support. The turbo technology boosts performance while ensuring silicon accuracy, enabling designers to verify their complex large analog designs, such as phase-locked loops, analog-to-digital converters, transceivers, clock data recovery circuits and power supply circuits.

The new Spectre turbo technology addresses a broad variety of challenges across all analog design methodologies and process nodes by delivering a five to 10 times performance gain over existing solutions without any loss in accuracy. This speedup enables analog and mixed-signal designers to verify large, complex designs, correlating the results with silicon behavior while meeting aggressive tapeout schedules. The turbo technology also efficiently analyzes the potential impact of physical parasitics that can threaten designs in advanced process nodes, delivering up to 10 to 20 times performance gains for designs with large amounts of parasitics.

Several industry-leading companies participated in an early access program, giving them a hands-on opportunity to validate the Spectre turbo technology.

"We found that Spectre turbo technology improved productivity, reducing the simulation run time for pre-layout designs by up to five times without any sacrifice of full SPICE accuracy," said Hisaharu Miwa, general manager, Design Technology Div. LSI Product Technology Unit at Renesas Technology Corp. "It was simple and straightforward to use, requiring no ramp up time from our engineers."

"Accuracy and high performance simulation for pre-layout and post-layout circuits are key for us," said Dr. Saeed Navid, vice president at Maxim Integrated Products. "We are seeing a significant performance boost for multiple circuit types, with full SPICE accuracy and without any need to change the simulator settings. In post-layout simulation, this new technology has shown to be particularly successful when compared to traditional SPICE simulators. We look forward to using it in our production flow very soon."

Spectre turbo technology has been extended beyond the core Spectre algorithms to include advanced device model analysis techniques that deliver orders-of-magnitude faster performance for pre-layout and post-layout verification of complex analog designs such as PLLs and ADCs. With the new technology, designers can also take advantage of the latest multi-core processor-based hardware to gain additional speedup using the built-in multi-threaded algorithms. Spectre turbo technology is tightly integrated with the Virtuoso Analog Design Environment and provides out-of-the-box usability with full SPICE accuracy.

"Analog and mixed-signal simulation is a key investment area for Cadence and we are developing advanced core technologies such as the turbo technology to provide leading-edge customers with the highest performance and accuracy for verifying their most complex designs," said Jim Miller, executive vice president, Products and Technologies Organization at Cadence. "With this release, Cadence is further enhancing its holistic approach in the custom IC design market, providing customers with a comprehensive solution for integrated circuit design, verification and implementation."

Virtuoso Spectre Circuit Simulator is part of Virtuoso Multi-Mode Simulation, the Cadence complete solution for circuit simulation, which offers optimized technologies for the entire spectrum of analog, RF, memory and mixed-signal SoC designs. Spectre turbo technology is available in production as part of the April 2008 Cadence Multi-Mode Simulation 7.0 release.

The speed enhancements from the turbo technology are a key element in the Cadence end-to-end solution for designing, verifying and implementing chips at advanced nodes. Cadence made the announcement at CDNLive! EMEA in Munich, Germany, part of the Cadence Designers Network's series of technical conferences for users of Cadence technologies.

About Cadence

Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2007 revenues of approximately $1.6 billion, and has approximately 5,100 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence, Virtuoso and Spectre are registered trademarks, and the Cadence logo is a trademark of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

Image Available: http://www2.marketwire.com/mw/frame_mw?attachid=747554

Add to Digg Bookmark with del.icio.us Add to Newsvine

For more information, please contact:
Dean Solov
Cadence Design Systems, Inc.
408-944-7226

Email Contact



Rating:


Review Article Be the first to review this article
CST: Webinar November 9, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Teklatech: Work smart, Not hard
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
The 2017 International Test Conference at Fort Worth Convention Center Fort Worth TX - Oct 31 - 2, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise