Visit Extreme DA at the 45th Design Automation Conference: Discover Sign-off with Certainty and Enter to Win a 32GB Apple iTouch

Design Automation Conference 2008
Booth 1364

SANTA CLARA, Calif.--( BUSINESS WIRE)--In booth 1364 at the 45th Design Automation Conference (DAC), Extreme DA will exhibit the newest version of its next-generation timing sign-off solution, GoldTime, now with multi-dimensional optimization (MXO). The fast-growing company is the emerging leader in next-generation timing analysis software that improves the performance and yield of nanometer integrated circuits (ICs) with unmatched speed and analysis capacity and addresses process variations in semiconductor designs.

Extreme DA in Booth 1364

  • Extreme DA will provide informal demonstrations of the newest version of GoldTime, which now includes Extremes new MXO technology that delivers tape-out success across operational modes and corners and is 5X faster than traditional tools such as Synopsys PrimeTime.
  • Exhibit visitors can complete a brief survey to share with Extreme DA their opinions on crucial IC design issues.
  • Everyone who views a presentation or completes a survey will automatically be entered to win a 32GB Apple iTouch.
  • Extreme DA technologists will be on hand to talk with attendees about IC designs and how to achieve faster timing sign-off.

Extreme DA in Suite 1364

  • Extreme DA will host private meetings in its suites to demonstrate the new features and benefits of GoldTime and share its technology roadmap.
  • Suite presentations will include:

GoldTime Timing Analysis The New Standard in Sign-off Timing

Whats 5X faster than PrimeTime and uses less memory? What enables true multi-mode, multi-corner reporting and data consolidation in a single session? Which tool provides leading-edge IDMs with a distinct time to market advantage? Extreme DA has the answers in GoldTime timing analysis. Discover how GoldTime transforms your existing design closure and sign-off timing flows to new standards of capacity and performance.

ROAD The Path to Transistor-level Statistical Optimization

ROAD statistical optimization at the transistor level is a new generation tool that goes beyond statistical analysis. Targeted toward standard cell, memory, and mixed-signal designers, ROAD out-performs traditional Monte Carlo analysis by 10X or more, allowing for the first time ever, a practical statistical optimization flow. Get the details on why 45nm design teams world-wide have adopted ROAD.

Statistical STA The Time Is Now (Tutorial)

No longer a future concern, process variation and timing uncertainty are here at 45nm. Refresh what youve heard, but perhaps ignored, in the last two years regarding local and global variation and its impact on design performance and yield. Discover how Extreme DA solutions have found problems missed by corner-based analysis.

  • Prospective Extreme DA customers and partners may schedule suite presentations with Extreme DA executives and technologists in the suite by registering at
  • Editors and analysts may set up briefings with Extreme DA executives and technologists, by contacting Jean Armstrong, Armstrong Kendall, Inc., at 503-672-4680 or Email Contact.

About Extreme DA

Headquartered in Santa Clara, Calif., venture-funded Extreme DA develops and licenses software products that provide sign-off analysis and improve the performance and yield of nanometer integrated circuits prior to manufacture. The companys investors include Foundation Capital, IT-Farm Corporation, and Lanza techVentures. For the latest news and information on Extreme DA, visit or write to Email Contact.

Extreme DA, the Extreme DA logo, and Extreme DA GoldTime, MXO, and ROAD are trademarks of Extreme DA. All other legal marks are the property of their respective owners.


Armstrong Kendall, Inc.
PR Counsel for Extreme DA
Jean Armstrong, 503-672-4680
Email Contact

Review Article Be the first to review this article
Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy