Synfora Moves Algorithmic Synthesis to the Next Level with PICO Extreme

MOUNTAIN VIEW, Calif.—(BUSINESS WIRE)—February 11, 2008— Synfora, Inc., the premier provider of algorithmic synthesis tools used to design systems-on-chips (SoCs), announced today the availability of PICO Extreme(TM), a breakthrough in algorithmic synthesis technology. PICO Extreme enables the implementation of dramatically larger and more complex sub-systems using a recursive system composition methodology based on Synfora's innovative TCAB technology. PICO Extreme allows familiar design styles, reduces runtime and achieves unprecedented quality of results including reduced power.

PICO Extreme's recursive system composition methodology is enabled by TCABs -- tightly coupled accelerator blocks -- that allow users to designate parts of their algorithm as custom building blocks. These application-specific building blocks are C procedures that can be designed and verified standalone and then automatically integrated and scheduled as if they were primitive computing elements. In addition, TCABs can be composed of TCABs providing recursive composition of blocks to an arbitrary depth. This composition methodology improves the ability of the compiler to find better optimization, which improves performance and reduces area. With PICO Extreme, building hardware with pre-created blocks reduces the total runtime. Such a mixed bottom-up, top-down approach is very natural for designers.

"Algorithmic synthesis has been proven on small parts of an algorithm. To capture substantial algorithms and still achieve excellent results and fast run-times, a breakthrough was needed," said Simon Napper, president of Synfora. "Synfora's leadership position in algorithmic synthesis allows us to meet the market's need by delivering ground-breaking technology like TCABs."

Along with the TCAB technology, PICO Extreme also delivers the following capabilities for reduced power and ease of integration into the SoC:

-- An advanced clock gating scheme that enables the designer to gate the clock of a complete processing function (loop nest) as a single entity halting any activity within the processing function (including the clock tree) and only requiring one clock gating cell.

-- The ability to extract and export mapping information that enables C-RTL equivalence checking tools to verify the equivalence between PICO-generated RTL and C. This information includes design latency/throughput, bit-accurate mapping of external C variables and stream functions to RTL block interfaces including scalar, stream and memory ports, and bit-accurate mapping of internal C variables to RTL wires, registers and memory objects.

-- An option to create OCP-IP compliant host interface to ease integration into the rest of the SoC.

About PICO Platform

Synfora's PICO platform automatically creates complex hardware sub-systems (application engines) from sequential untimed C algorithms. Tools based on the PICO platform allow designers to explore programmability, performance, power, area and clock frequency. In addition, tools developed with the PICO platform technology will reduce time to market by eliminating months of manual RTL design and providing a comprehensive and robust verification and validation environment including SystemC TLM support and automatic RTL testbench creation.

PICO platform tools support SoC flows and enable designers to build a library of re-usable algorithmic IP that can rapidly be deployed on a wide range of silicon technologies.

Pricing and Availability

PICO Extreme is available now. U.S. pricing starts at $350,000 for a one year time-based license.

About Synfora

Synfora, Inc. is the premier provider of algorithmic synthesis tools used to design complex systems-on-chips (SoCs). Synfora's technology helps to reduce design costs and dramatically speed chip development and reduce time-to-market. Synfora serves customers worldwide in the audio, video, imaging, wireless, and security segments of the IC design market. The company's investors are ATA Ventures, Foundation Capital, Wafra, U.S. Venture Partners and Xilinx. For latest information on Synfora, please visit http://www.synfora.com. Synfora, PICO, PICO Extreme and the Synfora logo are trademarks of Synfora, Inc.

Contact:

PR for Synfora Cayenne Communication LLC
Michelle Clancy, 252-940-0981
Email Contact




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise