Physware Introduces PhysPack-S High-Speed, High-Capacity, 3D Full-Wave Electromagnetic Solution for Signal Integrity in Package and Board Design

SANTA CLARA, Calif.—(BUSINESS WIRE)—February 1, 2008— Physware, Inc., a provider of high-speed, 3D field solutions for the high-frequency package and board markets, today introduced PhysPack-S, a fully automated, high-speed, high-capacity, three-dimensional full-wave electromagnetic (EM) analysis solution for signal integrity.

"The constant trend towards higher levels of integration and faster data exchange rates in all semiconductor markets has placed tremendous pressure on package designers to provide compact, high-performance solutions. Our customers have told us that existing chip-centric and board-centric analysis solutions do not provide the accuracy and speed needed for meaningful package design insights," said Dr. Feng Ling, Physware Vice President of Engineering. "They clearly need a package-centric, high-throughput analysis solution that rigorously accounts for a broad spectrum of physics from low-frequency inductance variation to high-frequency radiation. PhysPack-S has been designed from the ground up to provide a highly automated, scalable analysis solution to fill that need," he added.

PhysPack-S supports industry-standard input and output formats and features automated port setup, automated and layered transparent mesh generation and automated boundary conditions. Based on innovative integral equation methods that employ finely tuned order-N fast hierarchical algorithms and advanced pre-conditioning methods, PhysPack-S is scalable to meet the needs of any level of complexity in analysis. PhysPack-S's multi-threaded architecture accommodates hybrid distributed-shared memory computing systems, providing significant speed up through multiple cores and/or CPUs.

PhysPack-S is currently in beta release with select customers world-wide. General availability of PhysPack-S is scheduled for Q1 2008. PhysPack-S supports Windows and Linux OS. For additional information and a demo of the product, visit Physware at Booth #225 at the DesignCon 2008 tradeshow exhibition being held on February 5, 2008 and February 6, 2008 at the Santa Clara Convention Center, Santa Clara, California, or contact directly at physpack@physware.com or 800-686-5213.

About Physware

Physware, Inc. develops high-speed field solutions for signal and power issues in high-frequency package and board-level electrical modeling and design for the microelectronics industry. The company's patent-pending, physics-aware technology tightly couples analysis and design methods to the underlying Maxwell's and circuit equations, enabling robustness and efficiency at every step of the design cycle and significantly reducing time to market. Physware's accelerated technology delivers unprecedented capacity, handling in package and board simulations, significantly faster speed than current methodologies, and the ability to span the entire design cycle while maintaining concurrent, uncompromising Maxwell accuracy.

Physware is a venture-backed, privately held company led by an experienced management and advisory team. The technology is based on multiple patent-pending methodologies, over one hundred publications and several Ph.D. theses. For additional information, please visit www.physware.com.

Contact:

Physware, Inc.
Bala Vishwanath, 425-458-0597
Email Contact


Rating:


Review Article Be the first to review this article

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
CAD/CAM Regional Account Manager (Pacific Northwest) for Vero Software Inc. at Seattle, WA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy