CLK Design Automation Links Verific Hardware Component Software to New Amber Timing Analysis Solution

ALAMEDA, Calif.—(BUSINESS WIRE)—June 6, 2007— CLK Design Automation today announced that has linked its Amber(TM) Analyzer, the industry's first true threaded and incremental static timing and signal integrity (SI) analysis solution, to Verific Design Automation's Hardware Description Language (HDL) Component Software.

Verific's Verilog Netlist Parser, a netlist-only parser that bypasses the HDL's parse-tree, is blazingly fast and handles any size netlist, a requirement specified by CLK Design Automation. It serves as the front-end to the Amber Analyzer and runs smoothly on 64-bit machines, another CLK Design Automation condition.

Amber Analyzer is the first static timing and signal integrity tool that is fully threaded -- from reading designs, calculating delay and crosstalk, to generating reports. The Amber platform is fully incremental across all classes of analysis (timing, signal integrity, leakage) for any type of design change, such as cells swaps, netlist modifications, constraints, or parasitics.

"With next-generation tools such as Amber, only the best-in-class software like those from Verific will help us meet complex design challenges," remarks Isadore Katz, president and chief executive officer of CLK Design Automation. "We found that the Verific HDL Component Software had the capacity and performance our customers require for their designs."

Adds Michiel Ligthart, Verific's chief operating officer: "CLK Design Automation is helping to make multi-core processing design a reality. It gives us great pleasure to be working with team that is giving new meaning to timing analysis."

Verific demonstrates its HDL Component Software in Booth #3464 this week at the 44th Design Automation Conference (DAC) at the San Diego Convention Center in San Diego, Calif. To schedule a demonstration, visit Verific's website located at: http://www.verific.com. Or, contact Rick Carlson, Verific's vice president of sales. He can be reached at (970) 946-1755 or via email at rick@verific.com.

CLK Design Automation debuts the Amber Analyzer at DAC. Attendees can see the Amber product overview in Booth #5671 or email sales@clkda.com to pre-arrange for a private demonstration.

About Verific Design Automation

Verific Design Automation was founded in 1999 by electronic design automation (EDA) industry veteran Rob Dekker. It develops and sells C++ source code-based SystemVerilog, Verilog and VHDL front ends -- parsers, analyzers and elaborators -- as well as a generic hierarchical netlist database for EDA applications. Verific's technology has been licensed in many applications, combined shipping more than 45,000 end-user copies. Corporate headquarters is located at: 1516 Oak Street, Suite 115, Alameda, Calif. 94501. Telephone: (510) 522-1555. Facsimile number: (510) 522-1553. Email: info@verific.com. Website: www.verific.com

Verific Design Automation acknowledges trademarks or registered trademarks of other organizations for their respective products and services.

Contact:

Public Relations for Verific
Nanette Collins, 617-437-1822
Email Contact


Rating:


Review Article Be the first to review this article

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
CAD/CAM Regional Account Manager (Pacific Northwest) for Vero Software Inc. at Seattle, WA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy