STARC Adding Sequence Power-Gating Analysis to Advanced Design Flow

SANTA CLARA, Calif.—(BUSINESS WIRE)—June 4, 2007— Sequence Design, the EDA leader in power-aware SoC design solutions, today announced its CoolTime-PGA (Power Gating Analysis) will be added to the Japanese Semiconductor Technology Academic Research Center (STARC) advanced design flow, STARCAD-CEL.

STARCAD-CEL addresses the challenges of very advanced process technologies including 65nm, 45nm and 32nm. The STARCAD-CEL design methodology is shared amongst the top Japanese semiconductor companies that comprise STARC's membership as a standard digital design platform.

According to Nobuyuki Nishiguchi, vice president and general manager, Development Department-1 at STARC, CoolTime-PGA's rush current and wakeup time analysis for MTCMOS designs achieved near-perfect correlation with SPICE simulations in a mere fraction of the time. "CoolTime-PGA is a fast, accurate analysis engine that will be a fine complement to other outstanding technologies in the STARCAD-CEL flow."

CoolTime offers a fast "what-if" PGA capability that enables users to rapidly determine switch turn-on sequence to control peak rush current and minimize wake-up time. Rush current analysis examines the peak current required by a gated block as it turns on, and calculates the impact of this current on the power grid to other active sections of the chip. Wake-up time analysis determines how long it takes for instances in the power-gated block to reach the nominal supply voltage and be function and timing ready. CoolTime's PGA capability provides "what-if" rush current and wake-up time analysis results within an hour instead of the days consumed by conventional methods.

STARC is a research consortium of major Japanese semiconductor companies developing leading-edge system-on-chip (SoC) design methodologies. For more information: www.starc.jp/index-e.html

About Sequence

Sequence Design accelerates the ability of SoC designers to bring high-performance, power-aware ICs quickly to market. Sequence Design-For-Power solutions give customers the competitive advantage necessary to excel in aggressive technology markets. For more information: sequencedesign.com.

All trademarks mentioned herein are the property of their respective owners.

Contact:

Sequence Public Relations
Jim Lochmiller, 541-821-3438
Email Contact




Review Article Be the first to review this article

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy