AXIOM Design Automation Enhances MPSim Verification Solution to Support Interoperability With Magma's IC Implementation Software Through the Unified Power Format

MILPITAS, Calif.—(BUSINESS WIRE)—June 4, 2007— AXIOM Design Automation announces that it has endorsed the Unified Power Format for power-aware designs and fully supports it in its MPSim Verification Solution.

UPF provides a single low-power description that can be used in the design and verification process and fosters tool interoperability. Without the single low-power description, each step of the design process would need to rely on the error-prone and cumbersome process of translating multiple formats and proprietary commands where the power intent could easily deviate from each other. Now design engineers using Magma's IC implementation system and the verification engineer using the MPSim verification environment can use the same low-power description.

"UPF is Accellera's answer to designers' need for a fast, open and inclusive low-power design standard. We are very happy to see it gather such strong momentum within a short amount of time and are pleased to see it supported by leading verification vendors. AXIOM provides one of the most feature-rich verification implementations for this standard," said Yatin Trivedi, director of Magma's Industry Partnership Program.

"We are pleased to be working with Magma to offer mutual customers a complete low- power design flow based on Magma's best-in-class Talus IC implementation and Axiom's MPSim verification environment," says Badru Agarwala, President and CEO of Axiom. "With native implementation of UPF within MPSim, we believe that we can provide a much more robust verification and debug environment for tracking down low-power management and control issues."

The MPSim solution provides full support of the UPF format including power-off corruption, setting isolation signals, specifying retention capabilities for state-machines as well as enhanced capabilities within its suite of debug tools and coverage of the power control mechanisms specified in the design, as well as the UPF file.

Axiom will be demonstrating this flow at 44th Design Automation Conference (DAC) in San Diego at the UPF booth 7860 and the Axiom booth 4560.


Originally founded as @HDL in 1999, AXIOM has been a pioneer in developing functional verification products. The company's mission has always been to accelerate the verification flow and to increase the overall productivity of verification engineers. The introduction of the MPSim multi-CPU simulator provides a quantum leap in verification performance to the industry and enables AXIOM to offer a complete solution to its customers. For more information, see our web site at


AXIOM Design Automation
Peter Robinson, 408-433-9997 ext. 116 or 408-433-9998
Email Contact


Review Article Be the first to review this article
CST Webinar Series


Featured Video
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
Upcoming Events
SEMICON Europe at Grenoble France - Oct 25 - 27, 2016
ARM TechCon 2016 at Santa Clara Convention Center Santa Clara CA - Oct 25 - 27, 2016
Call For Proposals Now Open! at Santa Clara Convention Center, Santa Clara, CA California CA - Oct 25 - 27, 2016
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy