Nangate Announces Next Generation Physical Re-Synthesis

MENLO PARK, Calif.—(BUSINESS WIRE)—May 22, 2007— Nangate Inc., a leading provider of electronic design automation (EDA) software, today announced Nangate Design Optimizer, the re-synthesis solution for next generation physical design flows.

Based on a unique Nangate patented technique Nangate Design Optimizer is capable of creating an optimized gate-level design with area, speed or power benefits as a result.

The latest product addition is an important milestone in Nangate's mission to provide digital IC designers with the benefits of full custom design implementations while preserving the advantages of cell-based design methodologies.

"With today's nanoscale manufacturing technologies, Nangate Design Optimizer delivers on an idea whose time has come," says Ole Christian Andersen, CEO of Nangate.

"It is a well-known fact that high pin-count gates and reduced number of logic levels in carefully designed complex cells have a dramatic influence on key design metrics. The increasing dominance of wire delays and interconnects makes the introduction of complex cells and application-specific libraries even more compelling for the advanced process nodes.

"The problem to date has been that commercially available physical synthesis tools and libraries have gravitated towards a preference for low complexity cells. Consequently, most physical synthesis flows are simply not able to fully utilize the existence of complex gates in a given library. Creation of a "richer" library is not always enough to enhance design performance. The synthesis mapping process and generation of bespoke cells are essentially interdependent disciplines that require close integration of tools in order to get optimal results", he continues.

Nangate Design Optimizer complements physical synthesis flows from Synopsys, Cadence and Magma by use of mapped Verilog(R) netlists and enables the following three modes of operation at increasing levels of optimization:

-- Design optimization with an existing std. cell library - Nangate Design Optimizer is capable of improving the original structural mapping to include more complex cells already present in the library. This alone often yields considerable design gains.

-- Design optimization by augmenting additional cells to the library - Nangate Design Optimizer can specify additional bespoke cells for the library and include these in the design which can provide even greater design benefits.

-- Design optimization with a new library - For optimum results, Nangate Design Optimizer can specify the 'ideal' library for the specific design including cell design parameters such as row height, cell functions, transistor sizing strategy, drive strength variants, etc.

The product is currently released for field testing through beta programs with a number of select customers. General availability is expected by third quarter this year.

Nangate Design Optimizer is fully compatible with other Nangate solutions including Nangate Library Creator and Nangate Library Characterizer which together provide a total solution that allows optimal library generation to become an integral part of the physical design flow.

About Nangate

Nangate develops and markets Electronic Design Automation tools and intellectual property that allow customers to take full advantage of current and next-generation IC technologies. The company provides a unique alternative to one-size-fits-all standard-cell libraries and a low-risk alternative to custom library development or full-custom chip design. Nangate software provides a complete environment to optimize designs for maximum performance and yield while minimizing power consumption, area, and time to market.

More information about Nangate can be found on


Nangate Inc.
Jesper Knudsen, VP Marketing
(650) 215-1178 Ext 1401 or +45 4452 1401
Email Contact


Review Article Be the first to review this article
Featured Video
More Editorial  
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Verification Engineer for Ambarella at Santa Clara, CA
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy