Real Intent Announces EnVision TCV™, Timing Closure Verification Software Software plugs significant holes in timing closure for electronic design

Design Automation Conference Booth 5260

Sunnyvale, California-- May 18, 2007 -- Real Intent, Inc., the leading supplier of formal verification software for electronic design, today announced EnVision TCV, the only complete software solution for Timing Closure Verification (TCV). EnVision TCV includes Meridian™ for clock domain crossing (CDC) verification and PureTime™ for timing exception verification. The inspiration for EnVision TCV is the fact that while the use of static timing is key to the release of reliable high performance designs, there are still significant holes in typical verification and timing flows. These holes, such as untimed and unverified paths, allow designs with errors to slip through. By providing Proven Timing Closure, EnVision TCV complements existing flows, and avoids schedule delays or expensive chip respins.

"Many designs have been released using combinations of Functional Verification, Static Timing Analysis, and Equivalency Checking, which allow design teams to achieve confidence in function and timing," said Prakash Narain, CEO and President of Real Intent, Inc. "However there are two classes of paths which are left untimed or improperly verified using these flows. With our EnVision TCV design teams can achieve Proven Timing Closure and plug these holes in their verification flows."

Closing Timing Verification Holes with Proven Timing Closure Two sources of errors are not covered by typical functional verification, static timing, and equivalence checking flows: clock domain crossing signals and exceptions to default timing.

Clock domain crossing signals are not verified by simulation, emulation, prototyping or equivalency checking, nor are they checked by static timing, where in fact they are typically marked as false paths. Meridian (announced in April this year), part of EnVision TCV, is a new approach to CDC verification, and is engineered to verify that data traversing asynchronous clock domains on ASIC, SOC or FPGA devices is received reliably. After quick automatic setup, Meridian formally verifies both the structure and the protocols required for CDC safe design, then pinpoints design problems with an absolute minimum amount of manual sign-off.

PureTime, also part of EnVision TCV, removes the risk of errors in Synopsys Design Constraint (SDC) timing exceptions. Neither functional simulation, emulation, prototyping, nor static timing verifies the correctness of exceptions. PureTime's automatic processing dramatically improves project schedules when compared to manual review of exceptions. PureTime provides the accuracy of full sequential analysis. Combinatorial only solutions can not analyze multi cycle paths, and will erroneously invalidate false paths that full sequential analysis correctly verifies.

Price and Availability
EnVision TCV is available now for $97k.

About Real Intent
Real Intent is extending breakthrough formal technology to critical problems encountered by design and verification teams worldwide. Real Intent's products dramatically improve the functional verification efficiency of leading edge application specific integrated circuit (ASIC), system-on-chip (SOC), and Field Programmable Gate Array (FPGA) devices. Over 40 major electronics design houses, including Sun Microsystems, AMD, nVidia, and NEC Electronics use Real Intent software.

Real Intent is headquartered at 505 North Mathilda Avenue, Suite 210, Sunnyvale, CA 94085, phone: (408) 830-0700 fax: (408) 737-1962, web:, e-mail: Email Contact.

For more information contact:
Real Intent
Rich Faris
(408) 830-0700 x212

Georgia Marszalek
Valley PR for Real Intent
(650) 345-7477

Meridian, PureTime, EnVision TCV, and EnVision are trademarks of Real Intent, Inc.
All trademarks or registered trademarks are property of their respective owners.

Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Applications Engineer for intersil at Palm Bay, Florida
Design Verification Engineer for intersil at Morrisville, North Carolina
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Upcoming Events
DATE '18: Design, Automation and Test in Europe at International Congress Center Dresden Ostra-Ufer 2 Dresden Germany - Mar 19 - 23, 2018
SemIsrael Technology Week 2018 at Camilo (Green House) Tel Aviv Israel - Mar 19 - 22, 2018
Decoding Formal Club Meeting Featuring Formal Talks by ArterisIP and Cisco at 2099 Gateway Place, Suite 560 San Jose CA - Mar 20, 2018
NVIDIA’s GPU Technology Conference (GTC) at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - Mar 26 - 29, 2018
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise