Sierra Design to Host a Luncheon Panel Focused on 65/45nm Design Challenges at the 2007 Design Automation Conference

SANTA CLARA, Calif.—(BUSINESS WIRE)—May 9, 2007— Sierra Design Automation, Inc., the technology leader in variability-driven IC place & route solutions, today announced that the company will be hosting a luncheon panel "65/45nm Design Challenges - A Designer's Perspective" featuring AMD, STMicroelectronics and Texas Instruments at the Design Automation Conference (DAC) held on June 4 - 8, 2007 in San Diego, California.

WHO: Sierra Design Automation

WHAT: Luncheon Panel: "65/45nm Design Challenges - A Designer's Perspective." Shankar Krishnamoorthy, Founder, Chief Technical Officer and VP of Engineering at Sierra Design Automation will moderate. This luncheon panel is targeted at the design community to help foster a discussion on 65/45nm design challenges. Design leaders from AMD, STMicroelectronics and Texas Instruments will participate in this panel where they will share their view on 65/45nm roadblocks and solutions.

WHERE: DAC 2007, San Diego Convention Center, San Diego, Calif., Room 29A. Lunch will be provided. Register to attend at

WHEN: Wednesday, June 6, 2007 at 12:00 PM.

About Sierra Design Automation

Sierra Design Automation is a privately funded EDA company founded in January 2003. The Company's world-class EDA team is focused on providing semiconductor designers with innovative IC implementation solutions that comprehensively address the performance, capacity, time-to-market, and variability challenges occurring at the 65nm, 45nm, and below process nodes. Olympus-SoC, Sierra's flagship product, provides the next generation place and route system that concurrently addresses variations in lithography, process corners and design modes. It is built on Sierra Pinnacle, the customer proven and industry leading design for variability physical implementation solution. Technology highlights include lithography driven detailed router, embedded signoff quality timing engine, adaptive variability engine in addition to an open architecture and ultra-compact database that can handle extremely large capacities. For further information visit:


PR for Sierra Design Automation
Cayenne Communication LLC
Michelle Clancy, 252-940-0981
Email Contact
Sierra Design Automation
Sudhakar Jilla, 408-986-8700 x107
Email Contact


Review Article Be the first to review this article
Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy