Cadence Extends Verification Resources With New Plan-to-Closure Methodology Qualified Program

SAN JOSE, CA -- (MARKET WIRE) -- May 09, 2007 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic-design innovation, today announced 22 newly certified Incisive® Plan-to-Closure Methodology Verification Alliance Partners. The Plan-to-Closure Methodology-certified partners extend verification resources and expertise for design teams facing verification-resource limitations. Partners are trained and qualified in "high-demand" areas such as SystemVerilog, transaction-level verification, assertion and coverage-driven verification, and system-level verification.

In order to be certified, new members are required to attend Plan-to-Closure Methodology-based training and encouraged to get focused training in one of the four areas including: planning and management, assertions and formal, universal verification reuse, or full-system-level verification. Once members attend the course, they are signed off by a technical sponsor and gain Plan-to-Closure-Methodology certification.

"YOGITECH has been delivering quality verification IP for some time and we trust the Plan-to-Closure Methodology to address IP-integration challenges by helping us deliver high-quality verification IP," said Silvano Motto, CEO, Yogitech. "As an initial Plan-to-Closure-qualified member we look forward to continued improvement in our development process as we develop universal verification components in SystemVerilog and e."

"There's now broad acceptance that one of the keys to addressing verification complexity is a well engineered and executed methodology," said Rob Hurley, CEO, Doulos. "High-capability training that addresses both methodology and language is vital to effective execution. Our commitment to this program will enable customers implementing Plan-to-Closure-based environments get best-fit training."

Members are also encouraged to spend scheduled time contributing and participating in the Plan-to-Closure-Methodology Web community by sharing examples and experiences around verification-IP development and protocol expertise. This Web-based knowledge system allows for partners and users to seek advice, share ideas, and gain access to additional methodology resources to help automate IP adoption and facilitate reuse within system-level project development.

"XtremeEDA's broad experience implementing verification-methodology programs for leading customers made us qualified Plan-to-Closure-Methodology partners," said Claude Cloutier, CEO, XtremeEDA. "We found the approach to be extremely thorough with the ability to add much higher levels of predictability and scalability to plan, measure and react accordingly at the project level."

"Many organizations realize that they are up against serious verification-resource limitations, and need proven step-by-step options for designers," said Steve Glaser, corporate vice president, Marketing, Verification Division at Cadence. "These newly certified partners will add to the Plan-to-Closure-Methodology community, and make adoption and deployment of best practices simpler and much more readily available for our worldwide customers."

For more information on the Plan-to-Closure Methodology-Qualified Verification Alliance program, please visit,

About Cadence

Cadence® enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2006 revenues of approximately $1.5 billion, and has approximately 5,200 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at

Cadence and Incisive are registered trademarks and the Cadence logo is a trademark of Cadence Design Systems, Inc. in the U.S. and other countries. All other marks are properties of their respective holders.

For more information, please contact:
Doron Aronson
Cadence Design Systems, Inc.

Email Contact

Review Article Be the first to review this article


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
Upcoming Events
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
2016 International Conference On Computer Aided Design at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
ICCAD 2016, Nov 7-10, 2016 at Doubletree Hotel in Austin, TX at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
Electric&Hybrid Aerospace Technology Symposium 2016 at Conference Centre East. Koelnmesse (East Entrance) Messeplatz 1 Cologne Germany - Nov 9 - 10, 2016
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy