Certess to Present Embedded Tutorial Panel at the 2007 Design Automation and Test Conference

CAMPBELL, Calif.—(BUSINESS WIRE)—April 16, 2007— Certess, Inc., an electronic design automation (EDA) company focusing on functional qualification for companies that create and integrate complex design blocks or intellectual property (IP), today announced that the company will present a tutorial on "Heterogeneous Systems on Chip and Systems in Package" at the DATE (Design Automation and Test Europe) Conference held on April 17-19, 2007 in Nice, France.
WHO:    Certess, Inc.

WHAT:   Embedded Tutorial Panel: "Heterogeneous Systems on Chip and
        Systems in Package." Mark Hampton, Certess' chief technology
        officer and co-founder, will present.  This embedded tutorial
        and panel aims to confront several points of view on the
        miniaturization of existing systems to the creation of
        specific integrated functions, MEMS and non-electronic devices
        that are being integrated to create heterogeneous systems in
        package and systems on chip. This tutorial session will be
        moderated by Ian O'Connor, Ecole Centrale de Lyon, FR and
        additional speakers are Krish Chakrabarty, Duke University,
        Nicolas Delorme, CEA-LETI and Juergen Hartung, Cadence,
        Europe.

WHERE:  2007 DATE Conference, Acropolis, Nice, France. For more
        information please visit www.date-conference.com.

WHEN:   Wednesday, April 18, 2007 at 11:00 AM.


About Certess

Certess, Inc is an electronic design automation (EDA) company focusing on functional qualification for companies that create and integrate complex design blocks or intellectual property (IP). The company's technology will provide verification engineers with an objective way to evaluate and improve the completeness of the verification environment, resulting in a shorter and more predictable process to integrate SoC designs. The company is headquartered in Silicon Valley. For additional information, see www.certess.com.

Contact:

Cayenne Communication
Michelle Clancy, 252-940-0981
Email Contact




Review Article Be the first to review this article

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
FPGA Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
IEEE Electronic Design Processing Symposium 2017 at 673 S. Milpita Blvd Milpitas CA - Sep 21 - 22, 2017
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise