Avery Design Delivers PCI Express Gen2 Verification IP and Compliance Test Suite

ANDOVER, Mass.—(BUSINESS WIRE)—March 12, 2007— Avery Design Systems, provider of industry proven Verification IP for PCI Express and Parallel/Serial ATA, today announced the availability of PCI-Xactor for the PCI Express 2.0 (Gen2) with comprehensive coverage on the digital logic portion of the PCI-SIG Protocol Checklist.

PCI-Xactor for PCI Express is one of the most widely used and proven solutions for functional verification of PCI Express designs. The new release fully supports Gen2 including Root Complex, Endpoint, and Switch models, protocol assertions, and compliance tests. Core-level compliance has been enhanced through an innovative application port driver methodology (DUT integration) to maximize controllability and observability. Cross mode verification between different revisions of the standard provides forward and backward compatibility testing. Advanced sequential consistency verification is now supported which utilizes reference models to isolate bugs faster and improve random test result prediction.

"We have been working with leading edge PCI Express IP core vendors and several early adopters on Gen2 compliance for over a year. Our compliance testsuites which offer the most comprehensive measured checklist coverage and our support for advanced debug methods result in higher quality designs and reduced verification effort for our customers", says Chris Browy, Vice President Avery Design Systems. "Our compliance testsuites for endpoint, root complex, and switch designs are completely documented and check and report on over 85% of the total checklist assertions and thoroughly cover typical PCIe feature sets used in customer designs".

More details on PCI-Xactor and compliance testing are described in the following papers available in the Avery Design web site www.avery-design.com

-- "Leveraging Robust 3rd Party VIP for Successful PCI Express Compliance Verification" by Shaw Yang

-- "Advanced Functional Verification and Debug of PCI Express-based Designs" by Chris Browy, Embedded Computing Design, August 2006

PCI-Xactor for PCI Express Gen2 supports testing compliance of the Gen2 features including:

-- LTSSM changes supporting speed up/down negotiation and link up/down configuration (Recovery)

-- Polling.Compliance Data Rates and Loopback changes

-- Function Level Reset

-- Completion timeout

-- Access control services

About PCI-Xactor for PCI Express

The PCI-Xactor for PCI Express Verification Solution is a complete verification solution consisting of Bus Function Model (BFM), SuperMonitor, PCI-SIG compliance checklist assertions, testsuites, and verification frameworks for functional verification of PCI Express components. The PCI-Xactor allows design and verification engineers to quickly and extensively test the entire functionality of their PCI Express compliant devices. Verification frameworks form complete testbench environments for endpoint, root complex, and switch designs.

Key Features

-- Verilog source code format for BFMs and testcases

-- Complete set of fully functional BFMs and testbenches for every PCI Express component: Endpoint, Root Complex, Switch

-- Support for serial, 10-bit symbol, and PIPE interfaces.

-- Robust BFM API automates sending TLPs/DLLPs and controlling automatic BFM device response behaviors and link and device state transitions

-- Supports transaction-oriented request-completion and error injection sequences based on address and command type attributes

-- Inject errors and noise at all layers

-- Root Complex provides BIOS enumeration functions to validate OS and PCI2.3 compatibility

-- Test suites include the PCI-SIG-based compliance tests in addition to Avery-based endpoint, root complex, and switch testsuites that target high compliance coverage from their corresponding checklists

-- Test are self-checking, portable, and reusable on most types of designs

-- Sequential consistency checking using design matchpoints

-- SuperMonitor verifies transaction ordering in N-port switch and bridge designs

-- Native programming interfaces for Vera, SystemVerilog, SystemC, VHDL, C/C++

About Avery Design Systems

Avery Design Systems Inc. is a supplier of functional verification products and service that enables dramatic productivity improvements of the ASIC-based systems and SOC verification process. Additional information about Avery Design Systems is available at http://www.avery-design.com.

PCI-SIG, PCI Express, PCI, and PCI-X are either registered trademarks or trademarks of PCI-SIG in the United States and/or other countries. All other trademarks are the property of their respective owners.


Avery Design Systems
Shaw Yang, 978-689-7286
Email Contact

Review Article Be the first to review this article

ClioSoft at DAC

Featured Video
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
2018 FLEX Korea at Room 402/ 403, COEX Seoul Korea (South) - Jun 20 - 21, 2018
INTERSOLAR EUROPE 2018 at Munich Germany - Jun 20 - 22, 2018
DAC 2018 at Moscone Center West San Francisco CA - Jun 24 - 28, 2018
Symposium on Counterfeit Parts and Materials 2018 at College Park Marriott Hotel & Conference Center MD - Jun 26 - 28, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise