Synopsys Design Compiler Topographical Technology Expedites ASIC Design at STMicroelectronics

Topographical Technology Eliminates Iterations Between STMicroelectronics and ASIC Customers to Reduce Turnaround Time

MOUNTAIN VIEW, Calif., Feb. 12 /PRNewswire-FirstCall/ -- Synopsys, Inc. (NASDAQ: SNPS), a world leader in semiconductor design software, today announced that that STMicroelectronics , a leading supplier of semiconductors, has deployed Synopsys Design Compiler(R) topographical technology in its 90-nanometer (nm) and 65-nm application-specific integrated circuit (ASIC) design flow to expedite design time. STMicroelectronics is adopting Design Compiler topographical technology in its ASIC methodology to eliminate design iterations and streamline the overall design cycle for its internal design groups and for external customers.

In an ASIC model, reducing netlist iterations between the customer and ASIC vendor to achieve design closure is critical to completing a design on schedule. Design Compiler topographical technology accurately predicts final design timing, power, testability and area results prior to actual physical implementation, giving front-end designers early visibility into layout results. In this way, both the customer and ASIC vendor can be assured that the netlist generated after synthesis will, in fact, achieve the desired performance.

"Topographical technology offers much-needed predictability for a convergent RTL-to-GDSII path. Front-end designers no longer have to wait for layout results to uncover critical design issues; they can identify and fix them up front. In turn, back-end teams receive a better netlist for physical implementation which is more likely to meet the desired performance," said Philippe Magarshack, group vice president, Central CAD and Design Solutions, Front-End Technology Manufacturing, at STMicroelectronics. "We are extremely pleased with the results we have seen with topographical technology on advanced ASIC designs and have incorporated it in both our 90-nm and 65-nm ASIC design flows. We encourage our internal and external ASIC customers to use it for all their synthesis needs to expedite the design process."

Design Compiler topographical technology is an innovative, tapeout-proven synthesis technology that significantly reduces design time. It utilizes the Galaxy(TM) Design Platform physical implementation technologies to derive accurate interconnect delay data that allows the Design Compiler solution to predict post-layout design results such as timing, testability, and area during synthesis. In addition, topographical technology utilizes clock tree synthesis technology to estimate post-layout power results of the design, resulting in a highly predictable RTL-to-GDSII path.

"More and more market leaders like STMicroelectronics are recognizing the value of Synopsys topographical technology to help streamline their design flows and reduce design cycle time," said Antun Domic, senior vice president and general manager, Synopsys Implementation Group. "We look forward to extending our collaboration with STMicroelectronics to support their ASIC customers through the broad deployment of topographical technology."

About Synopsys

Synopsys, Inc. is a world leader in electronic design automation (EDA) software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms and IC manufacturing software products to the global electronics market, enabling the development and production of complex systems-on-chips (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys is headquartered in Mountain View, California, and has more than 60 offices located throughout North America, Europe, Japan and Asia. Visit Synopsys online at

NOTE: Synopsys and Design Compiler are registered trademarks of Synopsys, Inc. Galaxy is a trademark of Synopsys, Inc. Any other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.

CONTACT: Sheryl Gulizia, Synopsys, Inc., +1-650-584-8635, or Email Contact; or Rachel Modena Barasch of MCA, Inc., +1-650-325-7547, or Email Contact

Web site:


Review Article Be the first to review this article
Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy