STMicroelectronics Tapes Out 65-NM Mixed-Signal Design Using Cadence Space-Based Router

SAN JOSE, CA -- (MARKET WIRE) -- Jan 25, 2007 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that STMicroelectronics has taped out a 65-nanometer, next-generation mixed-signal communications design using the Cadence® Space-Based Router and achieved a faster tapeout with improved routing, design performance and manufacturability.

At 65-nanometers and below, complex design rules are needed to address design density, electrical performance targets and manufacturing effects. Earlier generations of routers simply cannot keep pace with these rules. Cadence's new Space-Based Router extends automated routing technology beyond shape-based and gridded routing with its advanced gridless, three-dimensional, space-based architecture. This provides superior modeling of advanced processes and addresses increasingly interdependent design constraints, providing maximum control and exceptional results early in the design process.

Especially suitable for high-performance, custom digital, and mixed-signal designs, the Cadence Space-Based Router also enables incremental in-core electrical analysis, design for manufacturing (DFM), and design for yield (DFY) optimization.

"The Cadence routing solutions have helped us address the interconnect issues of complex analog/RF chips and maximize productivity on many of our custom, analog, and mixed-signal designs," said Jean-Paul Morin, analog/RF CAD manager at STMicroelectronics. "The Space-Based Router's ability to precisely model neighboring shape configurations was crucial to our recent tapeout of a 65-nanometer RF mixed-signal chip, providing us with a sophisticated manufacturing modeling and constraint system and high-capacity specialty-routing features."

"Companies such as ST, that are working at 65-, 45-nanometers and below, are facing critical design and manufacturing concerns including time to convergence, process variability and complex design rules," said Richard Brashears, corporate vice president, Manufacturing Modeling and Implementation Group, at Cadence. "The steady stream of successes that we are seeing from ST and other partners who have adopted the Cadence Space-Based Router, demonstrates its applicability in solving these complex and demanding issues."

About Cadence

Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics systems. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, printed-circuit boards and systems used in consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2005 revenues of approximately $1.3 billion, and has approximately 5,200 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.


Cadence is a registered trademark, and the Cadence logo is a trademark, of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.

For more information, please contact:
Maria Canul
Cadence Design Systems, Inc.
408.944.7226

Email Contact



Rating:


Review Article Be the first to review this article

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise