Altera FPGAs Address Design Challenges at DesignCon 2007


San Jose, Calif., January 24, 2007-

 

What:              High-end FPGAs, structured ASICs, design tools as well as protocol solutions from Altera Corporation (NASDAQ:ALTR) and its partners will beon exhibit at DesignCon 2007. Taking place Jan. 29 to Feb. 1 in Santa Clara, Calif., visitors to Altera’s booth no. 503 will:

  •         Discover how the award-winning 65-nm Stratix® III FPGAs, HardCopy® II structured ASIC family and software design tools deliver the highest performance with the lowest power in the industry.

  •         Witness the industry’s fastest production FPGA serial transceivers operating error free on 1 m of FR-4 backplane and 15 m of PCI Express cable.

  •         See the first demonstration showcasing the interoperability of Altera’s Stratix II GX FPGA, running Sarance Technologies’ Interlaken intellectual property (IP) core which includes five channels at 6.375 Gbps, with Cortina’s CS3477, the market’s highest-density, bandwidth-doubling 10 Gbps Ethernet MAC Aggregator IC.

    Visitors to the conference can also attend technical presentations from Altera and its partners:

     

    Tuesday, January 30th

     

     

    9:20 a.m. – 10:00 a.m.

    Equalization Challenges for 6-Gbps Transceivers Addressed by PELE—A Software-Focused Solution

    Presented by Altera and Mentor Graphics Corporation

    10:15 a.m. – 10:55 a.m.

    Calibration Techniques for High-Bandwidth Source-Synchronous Interfaces

    Presented by Altera

    2:00 p.m. – 2:40 p.m.

    Serial Protocol Compliance of an FPGA-Integrated Mixed-Signal Transceiver

    Presented by Altera

    2:00 p.m. – 2:40 p.m.

    Digitally Assisted Adaptive Equalizer in 90 nm With Wide-Range Support From 2.5 Gbps–6.5 Gbps

    Presented by Altera

    Wednesday, January 31st

     

     

    9:40 a.m. – 10:20 a.m.

    FPGA Design for Signal and Power Integrity

    Presented by Altera

    2:50 p.m. – 3:30 p.m.

    Pre-Emphasis and Equalization Parameter Optimization With Fast, Worst-Case/Multibillion-bit Verification

    Presented by Altera, Mentor Graphics Corporation and Molex Incorporated

    <

    1 | 2  Next Page »



  • Review Article Be the first to review this article

    Featured Video
    Editorial
    Peggy AycinenaWhat Would Joe Do?
    by Peggy Aycinena
    H-1B Visa: de Geus’ tragedy looms large
    More Editorial  
    Jobs
    Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
    Technical Support Engineer for EDA Careers at Freemont, CA
    Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
    ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
    Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
    CAD/CAM Regional Account Manager (Pacific Northwest) for Vero Software Inc. at Seattle, WA
    Upcoming Events
    Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
    2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
    High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
    Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
    DAC2017



    Internet Business Systems © 2017 Internet Business Systems, Inc.
    595 Millich Dr., Suite 216, Campbell, CA 95008
    +1 (408)-337-6870 — Contact Us, or visit our other sites:
    AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
      Privacy Policy