Cadence Incisive Formal Verifier Helps UPEK Improve Design Team Productivity

SAN JOSE, CA -- (MARKET WIRE) -- Dec 19, 2006 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that UPEK, Inc., a global leader in biometric fingerprint security solutions, has chosen to implement the Cadence® Incisive® Formal Verifier into its overall design flow for assertion-based formal analysis. With Incisive Formal Verifier, UPEK is able to begin verification of its security solutions earlier in the design process. This allows UPEK to improve design team productivity and bring products to market more quickly, enabling Original Equipment Manufacturers (OEMs) customers' faster time to market when integrating fingerprint authentication into their PCs, flash drives, and other devices.

"Our team at UPEK was able to get up and running with the Cadence Incisive Formal Verifier as part of our production flow in days, which helped us save time and increase our overall productivity," said Michele Borgatti, IC Design manager, UPEK, Inc. "We found the underlying methodology that included automatic formal analysis checks, which are built into Incisive Formal Verifier, particularly valuable during our design process. Additionally, the assertion reuse as part of the integrated methodology, and tool synergies between formal analysis and simulation, enhanced our overall assertion-based verification capabilities, further reducing verification time."

Part of the Cadence Logic Design Solution's "Design with Verification," Incisive Formal Verifier provides a more efficient way to perform block-level designer verification and close the loop on last-minute iterations within the design with high confidence. The software takes further steps to formally validate and ensure proper design fixes. This enables designers and verification engineers to verify individual blocks weeks prior to testbench simulation, and to accelerate design integration significantly, leading to faster project cycles and more productive designers which translates into cost savings in chip design.

"As a provider of integrated end-to-end biometric solutions for a wide range of applications, the quality of UPEK's products are of the utmost importance," said Mitch Weaver, corporate vice president, Verification Division, Cadence. "We are pleased that UPEK is experiencing the benefits of Incisive Formal Verifier to effectively speed up the design process, allowing the company to deliver products that provide both the security and reliability customers have come to expect from UPEK."

About Cadence

Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics systems. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, printed-circuit boards and systems used in consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2005 revenues of approximately $1.3 billion, and has approximately 5,200 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence and Incisive are registered trademarks, and the Cadence logo is a trademark of Cadence Design Systems in the United States and other countries. All other trademarks are the property of their respective owners.

For more information, please contact:
Doron Aronson
Cadence Design Systems, Inc.
408-428-4404

Email Contact





Review Article Be the first to review this article
CST: Webinar November 9, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise