Freescale Continues Successful Migration to Cadence Encounter Test

SAN JOSE, CA -- (MARKET WIRE) -- Oct 26, 2006 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Freescale Semiconductor, Inc. (NYSE: FSL) (NYSE: FSL.B) is continuing its successful migration to Cadence® Encounter® Test to improve the testability and manufacturability of its nanometer products. This move reflects the close relationship between the two companies at all levels as Freescale builds upon its long-term commitment to streamline design technology operations and establish common tools and methodologies based primarily on Cadence platforms for its broad line of semiconductor applications. The migration plan remains on schedule and the first product employing Encounter Test is now in manufacturing.

"Based on results delivered and strong product support, Freescale is pursuing its transition to Cadence Encounter Test technology to realize the full benefits of higher product quality and lower test cost," said Chekib Akrout, vice president of Design Technology at Freescale.

The Encounter technologies deployed at Freescale include True-Time Delay Test, which detects subtle delay defects while maximizing test coverage, and Encounter Test's multiple architecture on-chip compression, which significantly reduces the cost of testing. As part of a broad effort to collaborate on innovative solutions for the next generation of design and manufacturing challenges, Freescale is a Cadence partner helping to drive new Encounter Test product enhancements.

Cadence Encounter Test, a key component of the Cadence Encounter digital IC design platform, delivers the industry's most advanced test solution from RTL to silicon. Key technologies include both MISR and XOR compression architectures to lower cost of test, True-Time Delay Test to detect small delay defects and enable highest quality of shippable silicon, and Encounter Diagnostics, which identifies critical design-related issues by analyzing failure data from automated test systems to identify sources of yield loss.

"We are extremely pleased at the initial success with Freescale's migration to Encounter Test made possible through our close relationship," said Sanjiv Taneja, vice president of R&D for Encounter Test at Cadence. "Our long-term partnership and mutual commitment positions us very strongly to address Freescale's testability and yield-ramp challenges in advanced process nodes."

About Cadence

Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2005 revenues of approximately $1.3 billion, and has approximately 5,100 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at

Cadence and Encounter are registered trademarks and the Cadence logois a trademark of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.

For more information, please contact:
Michael Fournell
Cadence Design Systems, Inc.
408 428-5135

Email Contact


Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
More Editorial  
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, CA
ASIC Hardware Engineer for BAE Systems Intelligence & Security at Arlington, VA
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Applications Engineer for intersil at Palm Bay, FL
Upcoming Events
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
DVCon US 2018 at Double Tree Hotel San Jose CA - Feb 26 - 1, 2018
5th EAI International Conference on Big data and Cloud Computing Challenges at Vandalur, Kelambakkam high road chennai Tamil Nadu India - Mar 8 - 9, 2018
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise