Magma's John Lee on DFM Investing Panel at Canaccord Adams Conference

SANTA CLARA, Calif.—(BUSINESS WIRE)—May 31, 2006— Magma Design Automation Inc. (Nasdaq: LAVA):
Who & What:     Magma(R) Design Automation Inc. (Nasdaq:
LAVA), a
                provider of semiconductor design software, announced
                that John Lee, general manager of the Physical
                Verification Business Unit, will participate in the
                panel "Investing in DFM: Where Do We Go From Here?" at
                the Canaccord Adams Design-for-Manufacturing
                Conference.

When & Where:   The DFM panel will be June 8 at 9:20 a.m. PDT. The
                conference will be at the Hyatt Regency Hotel in San
                Francisco.


About Magma Design Automation

Magma's software for integrated circuit (IC) design is recognized as embodying the best in semiconductor technology. The world's top chip companies use Magma's EDA software to design and verify complex, high-performance ICs for communications, computing, consumer electronics and networking applications, while at the same time reducing design time and costs. Magma provides software for IC implementation, analysis, physical verification, characterization and programmable logic design, and the company's integrated RTL-to-GDSII design flow offers "The Fastest Path from RTL to Silicon"(TM). Magma is headquartered in Santa Clara, Calif., with offices around the world. Magma's stock trades on Nasdaq under the ticker symbol LAVA. Visit Magma Design Automation on the Web at www.magma-da.com.

Magma is a registered trademark and "The Fastest Path from RTL to Silicon" is a trademark of Magma Design Automation. All other product and company names are trademarks and registered trademarks of their respective companies.



Contact:
Magma Design Automation Inc.
Monica Marmie, 408-565-7689

Email Contact
Milan G. Lazich, 408-565-7706

Email Contact



Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Field Application Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise