Tharas Systems Establishes Japan Subsidiary to Provide Hardware Assisted Verification Solutions for the Japanese Market; Industry Veteran Mr. Masashi "Mac" Sano to Lead the Subsidiary

SANTA CLARA, Calif.—(BUSINESS WIRE)—May 10, 2006— Tharas Systems, Inc., a leading provider of high-performance, hardware-assisted verification solutions, announced today that it has established K.K. Nihon Tharas, a wholly owned subsidiary based in Tokyo, Japan. K.K. Nihon Tharas will provide the sales and applications support function to customers in Japan who design complex integrated circuits and electronic systems.

Tharas Systems' presence in Japan is in response to a growing demand for its design verification solution in that market. The subsidiary office is located at 1-1-26 Irifune, Chuo-ku Tokyo Japan 104-0042. The Japanese subsidiary under the skilled leadership of Mr. Masashi "Mac" Sano as its president has swiftly established its capability by securing customer orders for Tharas' latest generation Hammer SX based solution.

"I am pleased that Mr. Sano with his extensive knowledge and experience of the market is spearheading our team in Japan. The Nihon Tharas team has made remarkable progress in a very short time," noted Rahm Shastry, president & CEO of Tharas Systems.

Mr. Sano brings a wealth of experience in engineering, marketing and management positions in semiconductor, computer, and EDA industries. Prior to heading Nihon Tharas he was a co-founder, Director and Senior Executive Vice President of RealVision, Inc., a Japanese 3D graphics chip company where he held worldwide responsibility for its marketing and sales. Mr. Sano was also the President of Viewlogic Systems, Japan K.K., a fully-owned subsidiary of the U.S. parent company which was later acquired by Synopsys in 1998.

"Tharas technology with its ease of use offers a compelling price/performance solution for our customers. We have assembled a talented team of professionals at Nihon Tharas to serve their needs," said Mr. Sano, president of K.K. Nihon Tharas. "I am convinced that processor-based Hammer SX and Hammer MX hardware accelerators will play a pivotal role in providing an acceleration solution in Japan."

About Tharas Systems

Tharas Systems develops and markets design verification solutions that lead to a significant shortening of the overall verification cycle of complex integrated circuits and electronic systems design. The pay-off is a demonstrable reduction in time-to-market due to enhanced verification productivity. The recently introduced Hammer SX and Hammer MX products incorporate a patented, multi-core, custom-processor hardware assisted verification engine developed by Tharas that works in conjunction with popular Verilog and VHDL-based software simulators from Synopsys (NASDAQ:SNPS), Cadence Design (NYSE:CDN), and Mentor Graphics (NASDAQ:MENT). The Hammer solution delivers fast compile and accelerated performance without sacrificing ease-of-use and debugging capabilities. Customer installations span the computers, communications, networking, graphics and the video industries.

Founded in 1998, Tharas is privately held with corporate headquarters located in Santa Clara, California, and regional sales and support offices in North America and Japan. Tharas products are distributed through channel partners in Europe, India and Korea. For more information, visit the company website,

Hammer(R) is a trademark of Tharas Systems Inc. Tharas acknowledges trademarks or registered trademarks of other organizations for their respective products and services.

Tharas Systems, Inc.
Connie Nelson, 408-855-3211

Email Contact
K.K. Nihon Tharas
Mr. Hiroyuki Shimizu, +81 03.5541.7160

Email Contact

Review Article Be the first to review this article
CST: Webinar September 14, 2017

Synopsys: Custom Compiler

Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017

Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise