Sequence Boosts Usability, Performance Of Power-Grid Integrity Solution; Updates CoolTime & CoolCheck To Offer Complete Power Grid Verification with Unparalleled Ease-Of-Use, Performance and Accuracy

SANTA CLARA, Calif.—(BUSINESS WIRE)—April 27, 2006— Sequence Design, EDA's power-aware SoC design technology leader, has released new versions of CoolTime and CoolCheck for complete power-grid verification of the most advanced SoC designs, with improved usability, analysis, and optimization features to minimize set-up times and maximize user productivity. These usability improvements have dramatically improved the time it takes to achieve design closure by making it much easier to understand and debug results, particularly in IOs where nets are virtual, existing in GDS, but not in LEF.

CoolCheck provides unique formal grid verification, while CoolTime solves for timing and signal integrity, static IR drop, electromigration (EM) and dynamic voltage drop. With more than 150 successful tape-outs at customers worldwide, CoolTime addresses problems unique to nanometer SoCs using 130, 90, and 65nm processes with a concurrent engine that accelerates design closure for even the largest, high-performance designs.

CoolCheck is the only formal power-grid verification tool capable of detecting errors that both static and dynamic voltage-drop fail to find:

-- With increasing numbers of components to be powered up, CoolCheck enhances designer productivity by providing 100% detection of structural defects (missing vias, etc.) and connectivity defects (high resistance, etc.) in the grid as early as the floorplanning stage of the design flow

-- Significant enhancements to the user interface, including new visual reports and automated navigation, enable designers to effectively and quickly probe results

-- Provides results for large chips in less than a day (on a 2 million instance chip, extraction of the power grids took 5 hours, and the analysis engine 2 hours, running on a 32GB, 64bit processor)

Eliminating the need for multiple point tools and iterations, CoolTime is the only nanometer SoC design tool that takes dynamic voltage drop into account while computing timing and signal integrity in a single tool. Sequence's award-winning Columbus extraction technology allows accurate power-grid parasitic extraction supporting advanced copper modeling and metal-fill effects.

The latest CoolTime release features improved usability and accuracy features:

-- Tool setup time is minimized with automation of power-grid parasitic extraction and enhanced handling of pad ring (e.g., reconciles differences in power net names in IOs, if GDS and LEF names are inconsistent)

-- Reporting is enhanced with metrics that provide the designer with a complete understanding of the power grid for multiple rails

-- The user interface comes with significant improvements to navigation and messaging that make the tool intuitive

-- CoolTime's handling of complex clocking schemes is improved to reduce occurrences of undetected faults

-- Improved modeling and accuracy of voltage-aware timing analysis limits layout changes and iterations to only the ones necessary, while mitigating risk of voltage-induced functional failures

-- Competing solutions that rely on multiple point tools can generate unreasonably high numbers of layout changes across multiple iterations by using worst or average voltages

-- Speeds design time by providing vectorless dynamic voltage drop analysis for complex chips. For example, hierarchical designs with 10-15M instances have run in less than 3 hours with full timing and signal integrity analysis, an improvement of 8X over previous versions. The same 10-15M instance designs, run flat, now have run in 14-15 hours, an improvement of 2X.

"As the level of design complexity grows, it is essential that we provide designers with tools that are both accurate and efficient," said Vic Kulkarni, Sequence president and CEO. "These new releases of CoolTime and CoolCheck ensure fast working silicon, combining superior analysis with a user-friendly interface."

Price/Availability

Upgraded versions of both tools are available now. CoolTime pricing for a 1-yr time-based license in North America begins at $70,000, and pricing for the CoolCheck option to CoolTime begins at $40,000. For sales assistance: sales@sequencedesign.com. Product information: http://www.sequencedesign.com/2_solutions/2a_overview.html.

About Sequence

Sequence Design accelerates the ability of SoC designers to bring high-performance, power-aware ICs quickly to market. Sequence's power and signal-integrity software solutions give customers the competitive advantage necessary to excel in aggressive technology markets, despite the demanding complexity and time-to-market issues of nanometer design. Sequence serves over 130 customers worldwide, in application segments such as consumer, wireless, mobile computing, multimedia, cell phones, digital cameras, network-on-chip processors, and other power-sensitive markets. The company was named by Reed Electronics as one of the top 10 companies to watch in the electronics industry, and was recently selected as one of high-tech's Top 100 companies by siliconindia magazine. Sequence has worldwide development and field-service operations and is privately held. Please see sequencedesign.com.

All trademarks mentioned herein are the property of their respective owners.



Contact:
Sequence Public Relations
Jim Lochmiller, 541-821-3438

Email Contact

Rating:


Review Article Be the first to review this article
CST: Webinar October 19, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
CST: Webinar series
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise