Simucad Targets Interconnect Parasitic Modeling Challenges With Multi-Core Optimized Software Products

SANTA CLARA, CA -- (MARKET WIRE) -- Mar 30, 2006 -- Simucad Design Automation Inc., a leading provider of electronic design automation (EDA) software tools, announced today the availability of a multi-core optimized family of 3D TCAD-based interconnect parasitic modeling tools. These state-of-the-art products are optimized for the specific requirements for characterizing the capacitance, resistance, and/or inductance of multi-level interconnect systems, inductor libraries, and complete circuits in the form of cells and cores.

"EXACT Interconnect Parasitic Characterization delivers accurate interconnect models for nanometer semiconductor processes and generates layout parameter extraction (LPE) rule files for Calibre™," said Lou Morales, president of iSine Inc. "The extracted results met our requirements for accuracy."

"CLEVER Physics-Based Parasitic Extractor uses 3D field solvers and 3D TCAD algorithms to directly convert the mask data of a cell, with relevant process information, into a SPICE netlist back annotated with the most accurate interconnect capacitance and resistance parasitics," said Dennis Young, design service manager at Ramtron. "We accurately modeled the parasitics for our ferro-electric memory cells."

Simucad Multi-Core Optimized 3D TCAD-Based Interconnect Parasitic Modeling

Based on almost twenty years of TCAD development experience, Simucad is delivering interconnect modeling solutions for 90nm, 65nm and 45nm optimized to run on multi-core computers.

"Accuracy is the most critical aspect for parasitic extraction," said Dr. Ivan Pesic, CEO of Simucad. "We build realistic 3D structures and apply full 3D solvers to extract the parasitics from the actual silicon geometries that are on the wafer -- not what is drawn in GDSII."

Compute-intensive 3D parasitic extraction can now be completed in a reasonable time using parallelized software optimized to run on inexpensive multi-core computers. Simucad has partitioned the basic extraction algorithms to achieve maximum parallelization to take full advantage of multi-core architectures under the Linux, Solaris, and Windows operating systems.

This technology-independent family of parasitic extractors share a common GUI interface for ease of use and common models and technology files for easy setup of a new technology process. A powerful scripting language interface enables automation of batch operations and output file customization to easily fit each of these tools into customer-specific design flows.

Availability and Pricing

EXACT Interconnect Parasitic Characterization, QUEST High Frequency Parasitic Extractor, CLEVER Physics-Based Parasitic Extractor, and STELLAR Core Parasitic Extractor are available for download at Simucad's customer website. These tools can be licensed individually under perpetual or time-based licenses. Prices start at $40,000. Professional services are available to integrate these tools into customer-specific design flows.

About Simucad Design Automation

Simucad Design Automation is a leading provider of simulation and CAD software used for developing analog, mixed-signal, and RF integrated circuits. Founded in 2004 with assets from Simucad Inc. and Silvaco International, the company delivers proven products for circuit simulation, custom IC layout/verification, interconnect modeling, digital simulation, and IP characterization. The company integrates these best-in-class products with experienced support and engineering services to provide a complete PDK-based design flow with interfaces to leading third-party design platforms. Worldwide customers include leading fabless semiconductor companies, integrated device manufacturers, foundries, universities and designers of integrated circuits who require the utmost in accuracy, performance and value. For more information, call (408) 567-1000 or visit Simucad online at www.simucad.com.

For more information please contact:

Kenneth Brock
Vice President, Marketing
Simucad Design Automation
408-654-4392

Email Contact





Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec Simulator Evaluate Now

Featured Video
Jobs
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise