Verific Licenses HDL Component Software to ProDesign

Verific's HDL parsers enable new ASIC Verification capabilities for ProDesign's CHIPit high-speed ASIC prototyping systems

Alameda, Calif./Munich, March 28, 2006 - Verific Design Automation announced today that it has licensed its hardware description language (HDL) Component Software to ProDesign, a leading supplier of high-speed application specific integrated circuit (ASIC) and system-on-chip (SoC) verification platforms.

ProDesign has integrated Verific's C++ source code-based parsers, analyzers and elaborators for Verilog and VHDL with their CHIPit® ASIC prototyping systems where Verific's software is being used as the RTL front end (register transfer level).

"Verific - our first choice when looking for a front-end development partner - offers an exceptional package that includes production-proven, quality software, along with excellent support and service," said Gunnar Scholl, ProDesign's director of Marketing and Business Development. "With the integration of Verific's HDL Component Software, we were able to expand the capabilities of our CHIPit systems especially for the transaction-based verification. This enhanced concept opens new functionalities for pre-silicon system and software verification".

Michiel Ligthart, Verific's chief operating officer, remarked: "ProDesign has a compelling story, and we're delighted to be part of it. ASIC prototyping is a viable verification strategy, due in large measure to ProDesign's tools."

About ProDesign
The privately held company was founded in 1981 and has over 80 employees, with various facilities for research, design, and sales in Germany, France and the U.S. ProDesign has more than twenty-four years of experience as a service provider and manufacturer in the electronics industry. The company's products and services include the CHIPit family of High-Speed ASIC Prototyping Systems to validate algorithm performance, verify hardware implementation, and assist in hardware/software co-development and co-verification to reduce the verification time dramatically. For more information about the company's prototyping products, please visit:

About Verific Design Automation
Verific Design Automation was founded in 1999 by electronic design automation (EDA) industry veteran Rob Dekker. It develops and sells C++ source code-based SystemVerilog, Verilog and VHDL front ends -- parsers, analyzers and elaborators -- as well as a generic hierarchical netlist database for EDA applications. Verific's technology has been licensed in many applications, combined shipping more than 45,000 end-user copies. Corporate headquarters is located at: 1516 Oak Street, Suite 115, Alameda, Calif. 94501. Telephone: (510) 522-1555. Facsimile number: (510) 522-1553. Email: Email Contact. Website:

Verific Design Automation acknowledges trademarks or registered trademarks of other organizations for their respective products and services.

ProDesign and CHIPit are registered trademarks of ProDesign Electronics Corporation. All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.

For more information please contact: Gunnar Scholl
ProDesign Electronic GmbH
Albert-Mayer-Str. 16
D-83052 Bruckmühl
Tel: +49-8062-808-446
Email Contact

PR Europe
Viviane Baltzer
WICKPR & partners
Leopoldstrasse 206
D-80804 München
Tel: +49-89-306688-66
Fax: +49-89-306688-88
Email Contact

Nanette Collins
Public Relations for Verific
(617) 437-1822
Email Contact

PR North America
VitalCom PR
Joe Basques
501 Seaport Court, Suite 101
Redwood City, CA 94063
Telephone +1 650.366.8212
Fax +1 650.365.4658
Email Contact


Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Verification Engineer for Ambarella at Santa Clara, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
Verific: SystemVerilog & VHDL Parsers

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy