Anasift Introduces AMPSO-OADFM, the High-Performance Optimization Tool of Analog Design For Manufacturability; Brings New Levels of Manufacturability, Yield and Performance to Analog Design, Analog DFM

SAN JOSE, Calif.—(BUSINESS WIRE)—March 27, 2006— Anasift Technology Inc., the leader of analog optimization today announced the beta release of AMPSO-OADFM, the high-performance optimization tool of analog design for manufacturability.

AMPSO-OADFM, incorporating the engine of Anasift's analog optimization tool AMPSO, is targeting at the transistor-level optimization of analog design for manufacturability for all kinds of analog building circuits including opamps, analog buffers, comparators, voltage regulators, line drivers/receivers, trans-impedance amplifiers, and other analog building blocks, or the analog characteristics of small digital cells.

AMPSO-OADFM is the best of the kind analog optimization tool that aims to provide analog design optimization with better manufacturability and yield for delicate, high-performance analog building circuits. AMPSO-OADFM can optimize a high-performance analog amplifier used in an 8 bits 205MHz sample per second ADC in less than one day in one regular Intel CPU yet requiring no SPICE license.

"With AMPSO analog optimization engine embedded inside, AMPSO-OADFM can optimize analog circuits to maintain high analog performances, and also take care of all possible characteristic fluctuations due to the uncertainty or variation of manufacture process. DFM attracts much attention recently in the industry. Current DFM topics are mostly focused on the digital ICs only. However the facts that more than 70% of SOC designs are mixed-signal, and analog circuits are more sensitive to process variation and prone to produce defects of mixed-signal IC functions make people realize that the key problem in DFM of mixed-signal SOC shall be more in the analog part than in digital. We are thrilled to release AMPSO-OADFM that provides the best industrial solution to the optimization of analog design for manufacturability as well as the optimization of analog circuit performances including speed, power consumption, die size, linearity, etc." said Dr. J.J. Hsu, founder and President of Anasift.

AMPSO-OADFM takes a SPICE netlist or AMPSO optimization file as input. It accepts typical SPICE model files. It can optimize analog designs to meet design specifications across statistical variations of manufacture process corners to improve manufacturability and to insure high yield and accurate silicon implementation. AMPSO-OADFM is designed to fit into existing Cadence (NYSE:CDN) Mentor Graphics (NASDAQ:MENT) and Synopsys (NASDAQ:SNPS) analog design flows.

About Anasift

Anasift Technology, a privately held innovative company located in Silicon Valley, is developing electronic design automation (EDA) software for analog integrated circuit (IC) design. Anasift's mission is to develop analog EDA optimization tools that remove the high performance analog IC design productivity bottleneck and assure accurate and high yield silicon implementation through the optimization of analog design for manufacturability.

Anasift Technology Inc.
Jenny Zhou, 408-944-9920 ext. 108

Email Contact

Review Article Be the first to review this article


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL

Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise