Hitachi Communication Technologies Speeds Time to Market for ASIC Designs with Cadence Synthesis; Encounter RTL Compiler Improves Time to Quality on Six 130-Nanometer ASIC Tapeouts by Reducing Synthesis Turnaround Times by up to 70%

Fatal error: Uncaught Error: Undefined constant "debug" in /www/www10/htdocs/nbc/articles/content_paginate.inc.php:39 Stack trace: #0 /www/www10/htdocs/nbc/articles/view_article.php(750): content_paginate('<!-- TextBegin ...', 0) #1 {main} thrown in /www/www10/htdocs/nbc/articles/content_paginate.inc.php on line 39