New Virtex-4 based FPGA Prototyping Engine Offers 3.7 Million ASIC Gates and Simplified Logic Partitioning

October 10, 2005 - The DINI Group Introduces the DN8000K10PCI featuring Xilinx Virtex-4 FPGAs. This high-density board supports two LX family and one FX family Virtex-4 FPGA’s, with an incredible amount of FPGA to FPGA interconnect for easy logic partitioning. The LX series advanced FPGA’s are interconnected by LVDS differential pairs with 10X pin multiplexing to provide more than 1800 signals between FPGA’s, greatly simplifying the logic partitioning problem.

The board maybe hosted in a 32-bit or 64-bit PCI slot (33/66 MHz) or used “stand alone” with a separate power supply. An independent PCI controller, five separate programmable clock synthesizers, and massive on-board memory allow 100% of the FPGA gate resources are available for high speed logic emulation.

Now ASIC and FPGA designers can prototype logic designs in multiple FPGAs and take advantage of an unprecedented number of interconnects. “This board offers real advantages to ASIC developers with large numbers of gates,” says Mike DINI president of The DINI Group; “partitioning is going to get a lot easier.”

The DN8000k10PCI will be supplied with 1, 2 or 3 FPGAs in various sizes and speed ranges with prices start at only $8,100. They are available “off-the-shelf” directly from The DINI Group and its agents.

The DINI Group was established in 1995 as a consulting company. While developing ASICs for various clients they saw the need for cost effective logic emulation platforms and developed several of them. In 1998 they started selling these platforms to ASIC developers and FPGA system users. From their offices in La Jolla the dozen DINI Group employees have supplied over two billion ASIC gates.


Agency Contact: Rob Britton, Electronics Marketing Group
619-231-6907

Company Contact: Mike Dini, President
858-454-3419

Rating:


Review Article Be the first to review this article
CST: Webinar October 19, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise