|
VeriSilicon Tapes out Flip-Chip Design With Cadence Encounter; Cadence Encounter Digital IC Design Platform Enables Automatic Flip Chip Flow for 1.6M Gate SoC
Fatal error: Uncaught Error: Undefined constant "debug" in /www/www10/htdocs/nbc/articles/content_paginate.inc.php:39 Stack trace: #0 /www/www10/htdocs/nbc/articles/view_article.php(750): content_paginate('<!-- TextBegin ...', 0) #1 {main} thrown in /www/www10/htdocs/nbc/articles/content_paginate.inc.php on line 39 | ||||
