Avertec Selects Jedat as its Distributor for Japan

PARIS, France, and TOKYO, Japan, October 20th, 2005 - Avertec, specialist in the back-end verification of complex designs announced that it has partnered with Jedat Inc. (Japan EDA Technologies Inc.), a leading EDA systems provider in Japan.

"We are quite pleased to be associated with Avertec and its design solution which was adopted by a leading Japanese semiconductor company that we recently engaged" said Taguchi Yasuhiro, EDA Sales Division Manager, Jedat.

"This is a major boost in Avertec's expansion" added Manuel de Almeida, Sales Manager, Avertec. "By partnering with Jedat and providing local support for our HiTas and Yagle proven solutions, Avertec is committed to ensure a long-term success of its Japanese customers."

About Jedat
Jedat Inc. (JEDAT), formerly the EDA Systems Division of Seiko Instruments Inc. (SII) started its business on February 2, 2004 as a new and independent company. SII launched its EDA systems business in 1980, deploying Japanese-technologies to become one of the leaders in the EDA field. Located in Tokyo, Japan, JEDAT took over SII's well-known SX Series product line and continues its focus on the fields of full-custom design, DFM, and mask verification. For more information visit: http://www.jedat.co.jp

About Avertec
Avertec is a privately held company created in 1998 and headquartered in the Paris area, France. Avertec's HiTas platform provides advanced transistor-level static timing and signal integrity analysis. It has been developed to provide engineers with complete timing and SI coverage on their digital custom designs, as well as IP-reuse through timing characterization. The advanced timing engine provides high-speed analysis with Spice accuracy for 90nm and beyond.

The company has a sales office in San Jose, California and represented by distributors in Japan and in Asia. Avertec is a member of the EDA Consortium.

Further information at http://www.avertec.com


Press Contact:
Rita Kupi
Marketing Communications
Email Contact

Rating:


Review Article Be the first to review this article
Synopsys: Custom Compiler


Featured Video
Editorial
Peggy AycinenaIP Showcase
by Peggy Aycinena
Grant Pierce: Grand Challenges in IP
More Editorial  
Jobs
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
Automotive E/E Architecture China Conference at Shanghai China - May 25 - 26, 2017
EMC PCB Design Integration at 13727 460 Ct SE North Bend WA - Jun 6 - 9, 2017
DAC 2017 Conference at Austin TX - Jun 18 - 22, 2017
2017 FLEX Conference at Monterey Conference Center 1 Portola Plaza, Monterey CA - Jun 19 - 22, 2017
ClioSoft
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy