Comit Systems Speeds Time to Market with Cadence Synthesis; Encounter RTL Compiler Global Synthesis Enhances Design House Competitiveness

SAN JOSE, Calif. & SANTA CLARA, Calif.—(BUSINESS WIRE)—Sept. 26, 2005— Cadence Design Systems, Inc. (NYSE: CDN) (Nasdaq: CDN) and Comit Systems today announced that Comit has expanded its access to Cadence(R) technology, and has standardized on Encounter(R) RTL Compiler global synthesis, part of the Encounter digital IC design platform, to improve productivity and speed of implementation.

Comit Systems provides turnkey contract engineering services for electronic-product development through the design of chips, board, software and systems, using the latest enabling technologies and tools. Comit, a long time Cadence partner, has used the Encounter platform to tape out several chips, all of which were successful on the first pass. Recently Comit significantly increased its access to Cadence technologies for synthesis and physical implementation. Comit's experience with Encounter RTL Compiler showed that the company can reduce the time from RTL to netlist from a few days to a few hours by synthesizing a multi-million-gate chip with DFT top-down, requiring only chip-level constraints.

"At Comit we are always looking for technologies that deliver superior results and speed our time to results," said Venkat Iyer, vice president of Engineering at Comit. "Encounter RTL Compiler is a modern tool that presents non-proprietary intermediate representation formats for better flow analysis. We can now do area, power or speed optimization and target it to a particular area of design, as dictated by our customers' needs. As a design house, we value these features that enhance our competitiveness. Equally important was the fact that Cadence understood our business model and made it easy for us to do business with them."

Encounter RTL Compiler global synthesis has proven through tapeouts to deliver improved performance, smaller die sizes, lower power consumption, and faster design closure through place and route. Cadence defines this metric as quality of silicon (QoS). This ability to produce smaller, faster and cooler chips in less time has increased customer competitiveness and reduced overall costs.

"Comit has been a leading-edge design house in Silicon Valley for a long time and we view them as an important partner," said Dr. Chi-Ping Hsu, corporate vice president at Cadence. "As they recently expanded their access to Cadence solutions, we were impressed with the speed with which Comit integrated RTL Compiler with little or no support."

Encounter RTL Compiler has been used in production by more than 100 customers worldwide for competitive markets in consumer, communications, computer, networking, graphics, and SoC designs.

About Cadence

Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, printed circuit boards and systems used in consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2004 revenues of approximately $1.2 billion, and has approximately 5,000 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at

About Comit Systems

Founded in 1992 Comit Systems, through its Contract Engineering Center in Santa Clara, Calif., provides turnkey contract engineering services for electronic product development through the design of chips, boards, software and systems, using the latest enabling technologies and tools. Comit customers achieve implementation success and improved ROI, using proven engineering processes that dramatically compress development cycles and deliver quality and value to deadline. More information about Comit Systems, Inc. may be found at

Cadence and the Cadence logo and Encounter are registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.

Cadence Design Systems, Inc.
Michael Fournell, 408-428-5135

Email Contact


Review Article Be the first to review this article


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
SENIOR ASIC Design Engineer for TiBit Communications at Petaluma, CA
Upcoming Events
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
2016 International Conference On Computer Aided Design at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
ICCAD 2016, Nov 7-10, 2016 at Doubletree Hotel in Austin, TX at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
Electric&Hybrid Aerospace Technology Symposium 2016 at Conference Centre East. Koelnmesse (East Entrance) Messeplatz 1 Cologne Germany - Nov 9 - 10, 2016
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy