Magnum Semiconductor Becomes 100th Customer for Cadence Encounter RTL Compiler; Cadence Global Synthesis Improves Digital VideoIC Manufacturer's Productivity and Competitiveness

SAN JOSE, Calif.—(BUSINESS WIRE)—Sept. 6, 2005— Cadence Design Systems, Inc. (NYSE: CDN) (Nasdaq: CDN) today announced that Magnum Semiconductor Inc. of Fremont, Calif., is the 100th customer of Encounter(R) RTL Compiler global synthesis. Magnum adopted Cadence's front-end design solution -- including Encounter RTL Compiler, Encounter Conformal(R) Equivalence Checker, and Incisive(TM) functional verification -- to increase design efficiency and shorten time to market. Cadence global synthesis continues to gain momentum as designers seek to improve competitiveness. Encounter RTL Compiler has achieved this level of adoption faster than any other synthesis tool.

Magnum Semiconductor Inc. is a privately held company that recently purchased Cirrus Logic's digital video product line, a leader in the DVD recorder market. Magnum develops digital video ICs for consumer applications such as DVD recorders, and digital media adapters.

"At Magnum we decided to adopt Encounter RTL Compiler because it can synthesize our full chip top-down overnight, and the netlist it produces converges on our timing goals faster in physical implementation," said Eka Laiman, principal hardware engineer at Magnum. "Because of its ability to reduce our overall project turnaround time, we are currently using Encounter RTL Compiler in production for our next-generation DVD chip."

Time to market is extremely important in the consumer market, and Cadence's front-end solution, led by Encounter RTL Compiler, increases design efficiency by delivering superior runtimes, greater capacity, and faster convergence.

"When we formed Magnum we wanted to use the front-end tools that would make us most competitive," said Cheng-Tie Chen, vice president of Engineering at Magnum. "It turned out that Cadence has an impressive front-end solution. Encounter RTL Compiler, Conformal Equivalence Checker, and Incisive functional verification combine to deliver a very strong offering that will improve our productivity and competitiveness."

Interconnect related parameters in nanometer designs require a new metric for synthesis results that includes performance, area, and power measured with wires. Cadence defines this as Quality of Silicon (QoS). Cadence Encounter RTL Compiler's global synthesis enables designers to achieve the highest QoS in less time and with less effort.

"We are pleased that our front-end technology enables a market leader like Magnum to increase its competitiveness," said Dr. Chi-Ping Hsu, corporate vice president at Cadence. "Achieving the 100th customer of Encounter RTL Compiler so quickly demonstrates the strength of Cadence's global synthesis. Combined with industry-leading Encounter Conformal equivalence checking and Incisive functional verification, this is a powerful solution."

About Cadence

Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, printed circuit boards and systems used in consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2004 revenues of approximately $1.2 billion, and has approximately 5,000 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence, the Cadence logo and Encounter are registered trademarks, and Incisive is a trademark of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.



Contact:
Cadence Design Systems, Inc.
Michael Fournell, 408-428-5135

Email Contact

Rating:


Review Article Be the first to review this article

ALDEC:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Reverie: All That Glitters is not Past
More Editorial  
Jobs
Technical Support Engineer for EDA Careers at Freemont, CA
Digital and FPGA Hardware Designer for Giga-tronics Incorporated at San Ramon, CA
Senior Physical Design Engineer for Ambiq Micro at Austin, TX
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
SoC Design Engineer for Intel at Santa Clara, CA
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Upcoming Events
European 3D Summit 2017 at 3, parvis Louis Néel 38054 Grenoble France - Jan 23 - 25, 2017
3D Printing Electronics Conference at High Tech Campus 1, 5656 Eindhoven Eindhoven Netherlands - Jan 24, 2017
DesignCon 2017 at Santa Clara Convention Center Santa Clara CA - Jan 31 - 2, 2017
Embedded Neural Network Summit at San Jose CA - Feb 1, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy