Sequence CoolPower First with Comprehensive SoC Power and Voltage Drop Optimization; New Automated MTCMOS Power Gating Slashes Leakage up to 100X, CoolPower Reduces Voltage Drop Significantly with No Timing/SI Penalty

SANTA CLARA, Calif.—(BUSINESS WIRE)—June 27, 2005— Sequence Design, the EDA power tools leader, today announced CoolPower(TM), a power optimization toolkit for leakage power, dynamic power, and voltage drop optimization in system-on-chip (SoC) designs. CoolPower features multiple power optimization techniques including the industry's first capabilities for optimizing leakage power using MTCMOS power-gating, and voltage drop reduction with decoupling capacitor insertion and placement optimization.

MTCMOS power gating is a circuit technique for reducing leakage power by 10X to 100X, but is difficult to implement without advanced design automation. CoolPower completely automates the design and implementation of MTCMOS power-gating with minimal effects upon circuit area, circuit performance, and design time.

CoolPower also automatically repairs voltage drop problems by modifying the layout to move dynamic voltage drop aggressors to less critical positions and by inserting, sizing, and optimizing the placement of decoupling capacitors. CoolPower has achieved, on customer designs with decoupling capacitors inserted by other tools, improvements of 47mV in worst-case voltage drop, as well as similar worst-case voltage drop using only 15 percent of the previously inserted decoupling capacitors. The reduction in decoupling capacitor usage reduces leakage currents and increases manufacturability. CoolPower incorporates PhysicalStudio(TM) technologies for timing and SI analysis and optimization ensuring that all CoolPower optimizations are free of timing and signal-integrity problems, thus reducing design closure time by preventing multiple loops between various timing, SI, and power tools.

"MTCMOS power-gating is one of the most important techniques for leakage power reduction, but it is very difficult to implement efficiently," according to Dr. Anantha Chandrakasan, Professor of Electrical Engineering at MIT. "CoolPower's power-gating optimizations and electrical rules checks break new ground in design automation and produce area-efficient and leakage-efficient designs."

"This is the premier tool for optimizing power during physical IC implementation," said Jerry Frenkil, Sequence chief technology officer and vice president of advanced development. "CoolPower is the first to automate many of the most effective but time-consuming and error prone tasks in low power design."

Product Highlights

MTCMOS Power Gating Optimization

-- Fully automated optimization flow

-- Set of pre-route optimization methods and post-route corrections

-- Minimal to no impact on area and timing

-- Meets all timing and SI constraints

Voltage Drop Optimization

-- Fully automated optimization flow

-- Decoupling capacitor insertion

-- Cell movement to reduce voltage drop

-- Concurrent optimization across multiple modes of operation

-- Voltage drop optimizations meet all timing and SI constraints

Static and Dynamic Power Reduction

-- Multi-Vt cell swapping for leakage reduction

-- Cell sizing for dynamic power reduction

-- Power optimizations meet all timing and SI constraints

Timing and Signal-Integrity Optimization

-- Coupling delay, glitch optimization

-- Timing optimization

-- Hierarchical design flow

For More Information and Data Sheet



CoolPower will ship August 2005. North America pricing begins at $150,000 for a one-year license. For more information:

About Sequence

Sequence Design, Inc. enables system-on-chip designers to bring higher-performance and power-aware nanometer integrated circuits quickly to fabrication. Sequence's power and signal-integrity software give its more than 125 customers the competitive advantage necessary to excel in aggressive technology markets, despite demanding complexity and time-to-market issues of nanometer design.

Sequence has worldwide development and field service operations. The company was recently named by Reed Electronics as one of the top 10 companies to watch in the electronics industry. Sequence is privately held. Sequence is a member of the ARM/Artisan Connected Community(TM), Cadence Design Systems' Connections(TM), Mentor Graphics' Open Door(TM), and Virage Logic VIP(TM) partnership programs. Additional information is available at

All trademarks mentioned herein are the property of their respective owners.

Sequence Public Relations
Jim Lochmiller, 541-821-3438

Email Contact

Review Article Be the first to review this article
Featured Video
More Editorial  
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Verification Engineer for Ambarella at Santa Clara, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy