STMicroelectronics Cuts Verification Time in Half With Synopsys' VCS RTL Verification Solution

Comprehensive Built-in Coverage Metrics in Synopsys' VCS(R) Solution Increase Verification Quality for STMicroelectronics' 90 Nanometer HDTV Processor Chip

MOUNTAIN VIEW, Calif., June 22 /PRNewswire-FirstCall/ -- Synopsys, Inc. (NASDAQ: SNPS), a world leader in semiconductor design software, today announced its VCS(R) comprehensive RTL verification solution, a key component of the Discovery(TM) Verification Platform, enabled STMicroelectronics to achieve its verification quality goals in half the time for its next-generation 90 nanometer STD2000 family of HDTV processor chips. STMicroelectronics used VCS' high-performance, built-in coverage technology to help ensure verification completeness and to increase confidence in the quality of the 10 million-gate design targeted at television applications.

"We chose the VCS solution because it delivers the highest performance for the implementation of our coverage-driven verification environment," said Sebastien Francois, verification manager at STMicroelectronics. "Our comprehensive regression suite tracks various coverage metrics to determine verification progress. With built-in, comprehensive coverage metrics, the VCS solution provides the performance and the breadth of coverage technologies required to achieve our verification goals in the given time."

Faster Time to Results with VCS Coverage-Driven Verification

The VCS solution delivers comprehensive coverage metrics, including functional, assertion, finite state machine, condition, path and toggle. These coverage metrics are natively compiled in the VCS solution to deliver faster performance and to increase productivity by eliminating the need to instrument the design. Additionally, the VCS solution provides the following critical coverage capabilities:

    -- Auto-grading of coverage achieved from multiple tests, allowing
       designers to eliminate inefficient or redundant tests, saving wasted
       regression cycles
    -- Aggregation of reports from multiple regression runs to easily review
       total achieved coverage value
    -- Flexibility to turn on or off coverage tracking, saving valuable
       throughput time

"We have expanded VCS from an HDL simulator into a comprehensive mixed-language RTL verification solution to enable customers designing complex chips, such as STMicroelectronics STD2000 family, to complete RTL verification tasks in less time," said Farhad Hayat, vice president of Marketing, Verification Group, Synopsys, Inc. "We continue to see rapid customer adoption of the built-in VCS bug-finding technologies, such as Native Testbench, comprehensive coverage and complete assertions."

About VCS

The Synopsys VCS comprehensive RTL verification solution, a key component of the Discovery Verification Platform, provides high-performance, powerful bug-finding technologies targeted at the functional verification of complex SoCs. The VCS solution supports industry-standard design and verification languages including Verilog, VHDL, SystemVerilog, SystemC(TM) and OpenVera(R). Powerful built-in bug-finding technologies include Native Testbench, comprehensive coverage analysis and complete assertion support. VCS' single-compiler architecture enables design, testbench and assertions to be compiled, optimized and executed together in a single tool.

About Synopsys

Synopsys, Inc. is a world leader in electronic design automation (EDA) software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms and IC manufacturing software products to the global electronics market, enabling the development and production of complex systems-on-chips (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys is headquartered in Mountain View, California and has offices in more than 60 locations throughout North America, Europe, Japan and Asia. Visit Synopsys online at .

NOTE: Synopsys and VCS are registered trademarks of Synopsys, Inc. Discovery is a trademark of Synopsys, Inc. All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.

CONTACT: Isela Warner of Synopsys, Inc., +1-650-584-1644, or
Email Contact; or Sarah Seifert of Edelman, +1-650-968-4033, or
Email Contact, for Synopsys, Inc.

Web site:

Review Article Be the first to review this article
Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Verification Engineer for Ambarella at Santa Clara, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy