National Semiconductor Reduces Engineering Effort for Test Flow Creation by 90% with Stone Pillar TestPlanManager

SANTA CLARA, California, May 23, 2005 - Stone Pillar Technologies Inc. today announced that National Semiconductor Corporation (Nasdaq: NSM) has adopted Stone Pillar TestPlanManager to speed test plan creation for parametric test chips.

One of the most time consuming tasks in the development of a semiconductor technology is test flow creation. The process of applying dozens of tests to hundreds of devices and creating test programs consumes costly engineering time. In the event that there is a last minute change to the test chip being analyzed, the entire test plan can potentially require re-tooling.

Prior to the availability of Stone Pillar TestPlanManager, this process has been largely unsupported by software tools. TestPlanManager provides intelligent automated test flow creation as part of the complete semiconductor technology development support within Stone Pillar Suite™ including algorithm library management, procedure scaling, and GUI-based capabilities for applying tests to test chips with the click of a mouse.

“At National Semiconductor, we are constantly seeking new ways to improve the level of automation used in developing our leading edge analog and mixed signal processes. We have benefited tremendously from the use of Stone Pillar's TestPlanManager in automating our test flow creation," said Mark Poulter, electrical test manager for National Semiconductor's Advanced Process Technology Development Group.

“With the automated capabilities provided by TestPlanManager, we have reduced the engineering effort for the creation of test flows that previously took a week down to a half day, a savings of 90 percent. TestPlanManager speeds the development of test flows and reduces errors by automating many of the steps that previously had to be painstakingly implemented by hand. Skilled test engineers can now focus on real technological challenges rather than on the administrative tasks of manual data entry that do not add value for technology development.”

In addition to automating the time-consuming aspects of test flow creation, TestPlanManager provides the flexibility to target multiple test systems from the same test plan information. This provides users of TestPlanManager with the ability to switch between targeted test equipment with minimal effort, a process that otherwise would require a complete re-work of the test algorithms, procedures, and flows.

For additional details, visit www.stonepillar.com or contact Stone Pillar Technologies at (408) 295-6487.

About Stone Pillar
Stone Pillar Technologies, Inc. is the leading provider of data management systems for semiconductor process technology development. Stone Pillar Suite enables semiconductor manufacturing and design engineers to gain valuable insight into design-for-manufacturability issues from early-stage technology development through yield improvement.

Stone Pillar Suite products automate and optimize tasks such as test chip development, documentation, and revision; test plan creation; design rule creation and documentation; and complete data management, analysis, and report generation. By facilitating detailed data analyses, Stone Pillar Suite reduces engineering costs and capital expenses and speeds the development of new process technologies.

Stone Pillar Suite is in use by leading semiconductor makers and at leading research institutions worldwide.


# # #


Stone Pillar Technologies and Stone Pillar Suite are trademarks of Stone Pillar Technologies, Inc.
All other trademarks mentioned in this release are the property of their respective owners.


Media contact:
Cayenne Communication - Linda Marchant, 919-683-9545, Email Contact




Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Qualcomm’s Lu Dai: Energetic leadership for Accellera
More Editorial  
Jobs
Sr. Staff Design SSD ASIC Engineer for Toshiba America Electronic Components. Inc. at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Principal Engineer FPGA Design for Intevac at Santa Clara, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
SOC Logic Design Engineer for Global Foundaries at Santa Clara, CA
Upcoming Events
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy