CreVinn Adopts Synopsys' VCS Native Testbench to Accelerate ASIC Development

VCS Native Testbench Helps CreVinn Speed Testbench Development and Performance to Deliver a Higher Level of Verification

MOUNTAIN VIEW, Calif., April 20 /PRNewswire-FirstCall/ -- Synopsys, Inc. (NASDAQ: SNPS), a world leader in semiconductor design software, today announced that CreVinn Teoranta, a developer of networking, automotive and computing ASICs, FPGAs and intellectual property (IP), has adopted Synopsys' VCS(R) comprehensive RTL verification solution for use in its chip verification methodology. CreVinn is taking advantage of the built-in verification features of the VCS solution, including Native Testbench (NTB) technology, to speed the IC verification process. By natively integrating a comprehensive set of bug-finding technologies, the VCS solution offers up to 5x faster verification performance compared with using stand-alone tools. The VCS solution is a key component of the Discovery(TM) Verification Platform.

"VCS NTB's advanced language features enable us to cut testbench development time in half compared with our previous C++ techniques," said Vincent Gavin, co-founder and chief technical officer at CreVinn. "VCS NTB lets us work at a higher level of abstraction and provides higher performance, allowing more advanced system-level testing than was previously possible. This productivity improvement is a competitive advantage in our contract work as well as in our in-house product development because it allows us to complete more verification cycles within a fixed schedule."

Native Testbench technology provides every customer of the VCS solution with a full-featured advanced-testbench capability. VCS NTB's powerful constraint-solver delivers higher productivity by automating the generation of constrained-random test stimulus, while functional coverage improves project tracking and predictability by enabling engineers to accurately measure the quality of verification. VCS NTB's support for the object-oriented programming style helps engineers design efficient, reusable testbenches for improved expansion and portability.

"The VCS NTB technology enables a comprehensive verification methodology in a single solution," said Farhad Hayat, vice president of Marketing, Verification Group, Synopsys, Inc. "With full-featured testbench capabilities, as well as built-in assertions and a wide range of coverage metrics, ASIC developers such as CreVinn can complete their projects with a higher level of verification in less time."

Synopsys Discovery Verification Platform

The Discovery Verification Platform is a unified environment that provides high performance and efficiency of interaction among all platform components, including mixed-HDL simulation, mixed-signal, system-level verification, assertions, DesignWare(R) verification intellectual property, code coverage, functional coverage, testbenches and formal analysis. Combined with support for industry-standard hardware design and verification languages, including Verilog, VHDL, SystemVerilog, SystemC(TM) and OpenVera(R), and Synopsys' proven Reference Verification Methodology, the Discovery Verification Platform helps designers achieve higher levels of verification productivity by contributing to first-time silicon success within required project cycles.

About Synopsys

Synopsys, Inc. is a world leader in electronic design automation (EDA) software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms and IC manufacturing software products to the global electronics market, enabling the development and production of complex systems-on-chips (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys is headquartered in Mountain View, California and has offices in more than 60 locations throughout North America, Europe, Japan and Asia. Visit Synopsys online at .

NOTE: Synopsys, DesignWare, OpenVera and VCS are registered trademarks of Synopsys, Inc. Discovery is a trademark of Synopsys, Inc. All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.

CONTACT: Isela Warner of Synopsys, Inc., +1-650-584-1644, or
Email Contact; or Sarah Seifert of Edelman, +1-650-968-4033, or
Email Contact, for Synopsys

Web site:

Review Article Be the first to review this article
CST Webinar Series


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
SENIOR ASIC Design Engineer for TiBit Communications at Petaluma, CA
Sr. staff ASIC Design Engineer -2433 for Microchip at San Jose, CA
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
Upcoming Events
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
2016 International Conference On Computer Aided Design at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
ICCAD 2016, Nov 7-10, 2016 at Doubletree Hotel in Austin, TX at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
Electric&Hybrid Aerospace Technology Symposium 2016 at Conference Centre East. Koelnmesse (East Entrance) Messeplatz 1 Cologne Germany - Nov 9 - 10, 2016
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy