Advisory/Accellera Hosts Free Luncheon Workshops & Open Member Meeting at DATE

March 8th & 10th, Munich, Germany

MUNICH, Germany-- Accellera, the electronics industry organization focused on electronic design automation (EDA) standards (based in Napa, CA, USA), announced today that Accellera will host 2 Solutions Workshops and an open Member Meeting at the Design Automation & Test in Europe (DATE) conference in Munich, Germany on March 8th and March 10th.

Solutions Workshop 1 will cover Applying a SystemVerilog Testbench to a VHDL or Verilog Design and will be presented by Doulos and Mentor Graphics. Solutions Workshop 2 will address Assertion-based Verification with SystemVerilog and will be presented by Doulos and Synopsys. Accellera's Open Member Meeting will offer an update of IEEE and Accellera technical efforts and a panel discussion focused on the topic of EDA standards in Europe.

Dates, Times, Locations, Presentations, Registration Information

Tuesday, 8th March, Room 21

  • 13:00 - 14:30, Buffet lunch from 12:00, Solutions Workshop 1 Applying a SystemVerilog Testbench to a VHDL or Verilog Design To register, please visit http://www.doulos.com/content/events/date/workshop1.php.
  • 18:00-20:00, Accellera Open Member Meeting
    IEEE & Accellera Technical Committee reports followed by a panel discussing the European View of Standards To register, please visit www.accellera.org.
Thursday, 10th March, Room C12 The Accellera events will take place during DATE 2005 ( www.date-conference.com) at the ICM, MESSE, Munich, Germany.


About Accellera
Accellera provides design standards for quick availability and use in the electronics industry. The organization and its members cooperatively deliver much-needed EDA standards that lower the cost of designing commercial IC and EDA products. As a result of Accellera's partnership with the IEEE, Accellera standards are provided to the IEEE standards body for formalization and ongoing change control. For more information about Accellera, please visit www.accellera.org.


Press Contact: Georgia Marszalek, ValleyPR for Accellera, 650 345-7477, Email Contact

Accellera acknowledges trademarks or registered trademarks of other organizations for their respective products and services.




Review Article Be the first to review this article

Aldec Simulator Evaluate Now

Featured Video
Jobs
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Acoustic Systems Test Engineer for Cirrus Logic, Inc. at Austin, TX
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise