Advisory/Accellera Hosts Free Luncheon Workshops & Open Member Meeting at DATE

March 8th & 10th, Munich, Germany

MUNICH, Germany-- Accellera, the electronics industry organization focused on electronic design automation (EDA) standards (based in Napa, CA, USA), announced today that Accellera will host 2 Solutions Workshops and an open Member Meeting at the Design Automation & Test in Europe (DATE) conference in Munich, Germany on March 8th and March 10th.

Solutions Workshop 1 will cover Applying a SystemVerilog Testbench to a VHDL or Verilog Design and will be presented by Doulos and Mentor Graphics. Solutions Workshop 2 will address Assertion-based Verification with SystemVerilog and will be presented by Doulos and Synopsys. Accellera's Open Member Meeting will offer an update of IEEE and Accellera technical efforts and a panel discussion focused on the topic of EDA standards in Europe.

Dates, Times, Locations, Presentations, Registration Information

Tuesday, 8th March, Room 21

  • 13:00 - 14:30, Buffet lunch from 12:00, Solutions Workshop 1 Applying a SystemVerilog Testbench to a VHDL or Verilog Design To register, please visit http://www.doulos.com/content/events/date/workshop1.php.
  • 18:00-20:00, Accellera Open Member Meeting
    IEEE & Accellera Technical Committee reports followed by a panel discussing the European View of Standards To register, please visit www.accellera.org.
Thursday, 10th March, Room C12 The Accellera events will take place during DATE 2005 ( www.date-conference.com) at the ICM, MESSE, Munich, Germany.


About Accellera
Accellera provides design standards for quick availability and use in the electronics industry. The organization and its members cooperatively deliver much-needed EDA standards that lower the cost of designing commercial IC and EDA products. As a result of Accellera's partnership with the IEEE, Accellera standards are provided to the IEEE standards body for formalization and ongoing change control. For more information about Accellera, please visit www.accellera.org.


Press Contact: Georgia Marszalek, ValleyPR for Accellera, 650 345-7477, Email Contact

Accellera acknowledges trademarks or registered trademarks of other organizations for their respective products and services.




Review Article Be the first to review this article
Featured Video
Jobs
Sr. Staff Design SSD ASIC Engineer for Toshiba America Electronic Components. Inc. at San Jose, CA
SOC Logic Design Engineer for Global Foundaries at Santa Clara, CA
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
Upcoming Events
DVCon 2017 Conference at DoubleTree Hotel San Jose CA - Feb 27 - 2, 2017
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy