Synopsys Galaxy Design Platform Enables First-Pass Silicon Success of Winbond's Latest MPEG-4 Multimedia Chips

Galaxy Delivers Fast, Accurate Signal Integrity Closure for Today's Largest, Most Complex Designs

MOUNTAIN VIEW, Calif., Dec. 13 /PRNewswire-FirstCall/ -- Synopsys Inc. (NASDAQ: SNPS), a world leader in semiconductor design software, announced that Winbond Corporation has achieved first-pass silicon success using Synopsys' Galaxy(TM) Design Platform for its latest 130-nanometer (nm), MPEG-4 multimedia chips. The Galaxy platform includes a highly correlated solution for prevention, repair and sign-off that, along with TSMC in-house libraries for noise analysis, helps customers such as Winbond to achieve fast, accurate signal integrity (SI) closure.

Winbond's MPEG-4 chip is representative of leading-edge 130-nm designs, where utilization of greater than 80 percent of the silicon area is fast becoming the norm. Congestion and increased risk of SI issues are more prevalent in chips of this density, and can contribute to significant increases in chip failure, declines in yield at target frequencies, and reduced performance.

"At Winbond, we recognize signal integrity can be a device-and-yield- killer at 130-nanometer design and below," said Shang-E Tai, assistant vice president, Winbond. "Using Synopsys Galaxy platform, we signed off our MPEG-4 designs. In full production, we are expecting it to help us attain maximum yield at our target device frequency."

Anchored by Synopsys' Design Compiler(R), Physical Compiler(R), Astro(TM), PrimeTime(R) and Star-RCXT(TM) products, the Galaxy platform delivers a highly correlated solution for prevention of the majority of SI issues caused by crosstalk, noise, voltage drop and electromigration. Addressing the remaining few noise violations post-route is aided by the Galaxy platform's automatic repair flow.

"Synopsys and TSMC have partnered to ensure that our mutual customers targeting TSMC's advanced technologies can take advantage of TSMC Reference Flow 5.0 and TSMC in-house library to achieve the best quality of results, accuracy and time to volume," said Edward Wan, TSMC's senior director of design services product marketing. "Winbond's silicon success demonstrates that our combined flow and TSMC in-house libraries are proving to be seamlessly integrated and highly effective for the most complex designs."

"Synopsys continues to work with leading providers and invest in technology innovations to ensure first-pass silicon success of our customers' latest designs," Bijan Kiani, vice president of marketing, Synopsys Implementation Group. "The success with TSMC and Winbond demonstrates our continued commitment to a design platform that delivers the highest quality of results and fastest time to results with maximum yield."

About Synopsys

Synopsys, Inc. is a world leader in electronic design automation (EDA) software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms and IC manufacturing software products to the global electronics market, enabling the development and production of complex systems-on-chips (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys is headquartered in Mountain View, California, and has more than 60 offices located throughout North America, Europe, Japan and Asia. Visit Synopsys online at http://www.synopsys.com/ .

NOTE: Synopsys, Design Compiler, Physical Compiler and PrimeTime are registered trademarks of Synopsys, Inc., and Astro, Galaxy and Star-RCXT are trademarks of Synopsys. All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.

CONTACT: Nancy Renzullo of Synopsys, Inc., +1-650-584-1669, or
Email Contact; or Sarah Seifert of Edelman Public Relations,
+1-650-429-2776, or Email Contact, for Synopsys

Web site: http://www.synopsys.com/




Review Article Be the first to review this article
CST: Webinar November 9, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Teklatech: Work smart, Not hard
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
The 2017 International Test Conference at Fort Worth Convention Center Fort Worth TX - Oct 31 - 2, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise