Cadence Incisive Palladium System Cuts NVIDIA's Verification Time in Half; Palladium Accelerator/Emulator Speeds Verification of NVIDIA's Newest Graphics Processor

SAN JOSE, Calif.—(BUSINESS WIRE)—Aug. 17, 2004— Cadence Design Systems, Inc. (NYSE: CDN)(Nasdaq: CDN) today announced that NVIDIA, using the Cadence(R) Incisive(TM) Palladium(R) acceleration/emulation system, significantly reduced its verification time for NVIDIA's new GeForce 6800 graphics processor, its most complex, highest-performance chip to date. NVIDIA reports that the verification time savings enabled by the Palladium system allowed it to meet the market window for its new product with increased confidence in hardware performance and software quality.

The high performance Palladium system provides scalable capacity, multi-user capability, superior debug and very fast compile time, resulting in comprehensive application-level software testing. While one design team uses the Palladium system to develop software drivers, another group can simultaneously make use of the system for full-chip verification. In addition, with the Palladium system's optional remote access capability, integrated circuit design teams can provide their own customers with access to design for evaluation, design-in, and software development long before silicon is ready.

"Palladium greatly increases our overall productivity and confidence in the quality of our hardware and software," said Brian Kelleher, vice president of hardware engineering, NVIDIA. "Previously, our verification process would take about two to three days per turn -- the cycle for bug detection, identification and the repair process. Now, with Palladium, we average two to three turns per day, enabling us to meet time-to-market requirements that are essential to maintaining a strong leadership position in the graphics market."

NVIDIA's new GeForce 6800 offers one of the industry's leading 3-D performances with highly complex architecture coupled with multi-million-gate processing and memory chips. Using the Palladium accelerator/emulator, a key technology of the Incisive functional verification platform, the NVIDIA team leveraged the system's multi-user capability which NVIDIA reports enabled them to maximize efficiency and productivity. NVIDIA also utilized the Video SpeedBridge product from the Cadence SpeedBridge(TM) vertical application solutions to quickly create complete emulation environments.

"Our relationship with NVIDIA represents a truly win-win situation. Through the use of the powerful Cadence Palladium system core engine and vertical solutions, NVIDIA told us that it was able to shave months off its verification cycle," said Christopher Tice, senior vice president and general manager, verification acceleration, Cadence. "In the same respect, NVIDIA's direct feedback, clear requirements and chip complexity drove Cadence to improve the productivity of the Incisive Palladium system, raising the bar for our competitors."

About Cadence

Cadence is the largest supplier of electronic design technologies and engineering services used to accelerate and manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer electronics, and other electronics-based products. With approximately 4,850 employees and 2003 revenues of approximately $1.1 billion, Cadence has sales offices, design centers, and research facilities around the world. The company is headquartered in San Jose, Calif., and is listed for trading on both the New York Stock Exchange and Nasdaq under the symbol CDN. More information is available at www.cadence.com.

Cadence, the Cadence logo, and Palladium are registered trademarks, and Incisive and SpeedBridge are trademarks of Cadence Design Systems, Inc. in the U.S. and other countries. All other marks are properties of their respective holders.



Contact:
The Hoffman Agency
Karin Gilles, 408-975-3038

Email Contact



Review Article Be the first to review this article
CST: Webinar November 9, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Teklatech: Work smart, Not hard
More Editorial  
Jobs
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
The 2017 International Test Conference at Fort Worth Convention Center Fort Worth TX - Oct 31 - 2, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise