New Release of Cadence Allegro System Interconnect Design Platform Helps Increase PCB Engineer Productivity

Allegro Platform Version 15.2 Improves Constraint-Driven PCB Design Flow

SAN JOSE, Calif.—(BUSINESS WIRE)—July 19, 2004— Cadence Design Systems, Inc. (NYSE: CDN) today introduced a new release of its Cadence(R) Allegro(R) system interconnect design platform with features designed to shorten the PCB design cycle and provide significant productivity gains. Allegro platform version 15.2 takes constraint-driven PCB design to the next level and brings multiple new products to market that address the ever-evolving design challenges of integrated chip (IC) packaging and multi-gigahertz (MGH) signals. The Allegro platform, version 15.2, introduces innovative collaborative design and library data management solutions.

"The newest version of the Cadence Allegro platform has been selected by Tektronix as our primary analog/mixed-mode ASIC, packaging, and PCB development tool suite," said Bart Welling, director of Engineering Tools, Tektronix. "The new functionalities of the Allegro platform reduce prototype turns, enabling a constraint-driven design flow from the very beginning at our engineers' desktops."

New constraints across Allegro platform products are able to account for critical signal delays inherent in IC packages and vias. These new constraints eliminate the time-consuming need for designers to link to the package database or manually account for these critical signal delays, allowing engineers more flexibility and enabling increased accuracy during the design process.

A key product in the latest Allegro platform release, the Allegro(R) Design Entry HDL, provides front-end support for the creation and simulation of equivalent extended nets in design entry. The Allegro(R) Design Entry HDL product helps enhance productivity through improved page management operations and improved constraint application across signal nets.

This release also introduces new features and technologies for the Allegro platform's Allegro(R) PCB Editor, the Allegro(R) PCB SI and the Allegro(R) Constraint Manager. The Allegro(R) PCB Editor adds UNDO/REDO capability and interactive etch tuning functionality that provides real-time feedback. The Allegro(R) PCB SI adds improvements for ease of use, support for IBIS 4.0, integration with a 3D field solver for package design, and support for new rules which can shorten post layout verification time. Finally, Allegro(R) Constraint Manager can boost productivity with a new properties worksheet and usability improvements.

"The Allegro platform version 15.2 provides engineers with a whole new level of easy-to-use design flow capabilities," said AJ Incorvaia, group director for the silicon-package-board business unit at Cadence. "Our aim is to continue our leadership and innovation in silicon-package-board design technology and bring shortened design cycle times to the engineering community through our unique constraint-driven design flows."

About Cadence

Cadence is the largest supplier of electronic design technologies and engineering services. Cadence solutions are used to accelerate and manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer electronics, and a variety of other electronics-based products. With approximately 4,800 employees and 2003 revenues of approximately $1.1 billion, Cadence has sales offices, design centers, and research facilities around the world. The company is headquartered in San Jose, Calif., and traded on the New York Stock Exchange under the symbol CDN. More information about the company, its products and services is available at www.cadence.com.

Cadence, the Cadence logo and Allegro are registered trademarks of Cadence Design Systems.



Contact:
The Hoffman Agency for Cadence Design Systems
Molly Taylor, 408-975-3067

Email Contact



Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy