Renesas Technology Selects Synopsys Star-RCXT for 90 Nanometer Designs

Star-RCXT Delivers Silicon-Accurate Parasitic Extraction for Advanced Technologies

MOUNTAIN VIEW, Calif., July 19 /PRNewswire-FirstCall/ -- Synopsys Inc. (NASDAQ: SNPS), the world leader in semiconductor design software, today announced that Renesas Technology Corp., a joint venture between Hitachi, Ltd. (NYSE: HIT) and Mitsubishi Electric Corporation , has standardized on Synopsys' Star-RCXT(TM) for resistive-capacitive (RC) parasitic extraction in its design flow. With Synopsys' Star-RCXT in their Galaxy(TM) Design flow, Renesas Technology now has a complete sign-off solution that accelerates timing and signal integrity (SI) closure for their 130- and 90-nanometer (nm) designs.

"Using Synopsys' Star-RCXT for accurate RC parasitic extraction with PrimeTime(R) for static timing analysis, we successfully taped out several multimillion-gate chips," said Hisaharu Miwa, department manager, EDA Technology Development Department, Design Technology Division, LSI Product Technology Unit, Renesas Technology Corp. "Based on these results, we have standardized on Star-RCXT for parasitic extraction in our sign-off flow for 90 nanometer designs."

Star-RCXT is the market-leading parasitic extraction solution, offering the highest performance, capacity and accuracy for cell-based, custom digital and analog/mixed signal designs. Star-RCXT supports key 90nm process capabilities including in-die process variation solutions -- such as selective process biasing (spacing and width dependent metal bias), local density effects (LDE), length of diffusion (LOD) -- and metal fill. In modeling such advanced silicon process features, Star-RCXT extracts highly accurate RC parasitics for PrimeTime SI to ensure concurrent timing and signal integrity sign-off.

"Synopsys Star-RCXT and PrimeTime are the standard for silicon correlation and sign-off in eight out of the ten leading semiconductor design flows today," said Antun Domic, senior vice president and general manager of Synopsys' Implementation Group. "By standardizing on Synopsys' proven sign- off solution within their Galaxy Design flow, Renesas Technology is now able to deliver its next-generation products to market with first-pass silicon success."

About Synopsys

Synopsys, Inc. is the world leader in electronic design automation (EDA) software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms and IC manufacturing software products to the global electronics market, enabling the development and production of complex systems-on-chips (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys is headquartered in Mountain View, California, and has more than 60 offices located throughout North America, Europe, Japan and Asia. Visit Synopsys online at http://www.synopsys.com/ .

NOTE: Synopsys and PrimeTime are registered trademarks of Synopsys, Inc. Galaxy and Star-RCXT are trademarks of Synopsys. All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.

CONTACT: editorial, Nancy Renzullo of Synopsys, Inc., +1-650-584-1669,
or Email Contact; or Andrea Zils of Edelman Public Relations,
+1-650-429-2731, or Email Contact, for Synopsys Inc.

Web site: http://www.synopsys.com/




Review Article Be the first to review this article
CST: Webinar Feb 16, 2017

ALDEC:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Synopsys: Is 40 the new 20?
More Editorial  
Jobs
Senior Physical Design Engineer for Ambiq Micro at Austin, TX
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
SoC Design Engineer for Intel at Santa Clara, CA
Upcoming Events
3D Printing Electronics Conference at High Tech Campus 1, 5656 Eindhoven Eindhoven Netherlands - Jan 24, 2017
DesignCon 2017 at Santa Clara Convention Center Santa Clara CA - Jan 31 - 2, 2017
Embedded Neural Network Summit at San Jose CA - Feb 1, 2017
International Solid-State Circuits Conference (ISSCC) at San Francisco CA - Feb 5 - 9, 2017
CST: Webinars Begin on February 9



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy